# UHD4.0 RFNoC 调试记录

- 1 环境依赖
  - o 1.1 Python3
  - o 1.2 Vivado
  - o 1.3 安装指定软件
- 2 创建 00T (out-of-tree) 模组
- 3 FPGA 框架(无 IP)
  - o 3.1 rfnoc\_block\_gain.v
  - o 3.2 noc\_shell\_gain.v
  - o 3.3 rfnoc\_block\_gain\_tb.sv
  - o 3.4 Makefile.srcs
  - o 3.5 gain\_x310\_rfnoc\_image\_core.yml
  - 0 3.6 编译
  - 0 3.7 仿真
  - o 3.8 bit 流
- 4 FPGA 框架 (有 IP)
  - 0 4.1 仿真
  - o 4.2 bit 流 (方案 1)
  - o 4.3 bit 流 (方案 2)
- 5 UHD 框架 (C++)
- 6 GNU Radio 框架
- 7 编译与烧录
- 8 测试

### 1 环境依赖

### 1.1 Python3

```
sudo apt install git cmake g++ libboost-all-dev libgmp-dev swig \
python3-numpy python3-mako python3-sphinx python3-lxml \
doxygen libfftw3-dev libsdl1. 2-dev libgsl-dev libqwt-qt5-dev \
libqt5opengl5-dev python3-pyqt5 liblog4cpp5-dev libzmq3-dev \
python3-yaml python3-click python3-click-plugins python3-zmq \
python3-scipy python3-gi python3-gi-cairo gobject-introspection \
gir1. 2-gtk-3. 0 build-essential libusb-1. 0-0-dev python3-docutils \
python3-setuptools python3-ruamel. yaml python-is-python3
```

export PYTHONPATH=/usr/local/lib/python3/dist-packages

#### 1.2 Vivado

- 建议安装至系统默认的/opt/Xilinx/ 路径下,之后步骤可省去路径指定。
- 安装缺少的库

sudo apt install libtinfo5 libncurses5

### 1.3 安装指定软件

创建安装软件的环境文件夹<uhd\_dir>,并在其下编译源码安装,且编译安装完成后不要删除源码。不建议使用 apt-get 直接安装软件。

• UHD 4.0

本方案只测试过 UHD4.0与 UHD4.6,在 UHD4+的版本中方法类似,只存在\*\_impl.cc、\*.v等自动生成文件细小差别,可自行选择所需的 UHD 版本。

```
cd /<uhd_dir>
git clone --branch UHD-4.0 https://github.com/ettusresearch/uhd.git uh
d
cd uhd/host/
mkdir build && cd build
cmake ../
make -j8
sudo make install
```

gnuradio 3.8

gnuradio 与 UHD 需版本匹配, 否则大概率无法工作。

```
cd /<uhd_dir>
git clone --branch maint-3.8 --recursive https://github.com/gnuradio/g
```

```
nuradio.git gnuradio
cd gnuradio/
mkdir build && cd build
cmake ../
make -j8
sudo make install
```

#### • gr-ettus

```
cd /<uhd_dir>
git clone --branch maint-3.8-uhd4.0 https://github.com/ettusresearch/g
r-ettus.git gr-ettus
cd gr-ettus/
mkdir build && cd build
cmake --DENABLE_QT=True ../
make -j8
sudo make install
```

### 2 创建 00T (out-of-tree) 模组

创建工作所需工作空间〈work dir〉,并键入以下指令:

```
cd /<work_dir>
rfnocmodtool newmod <00T_name>
cd rfnoc-<00T_name>
rfnocmodtool add <block_name>
```

其中<00T\_name>为整个模组名字,类似于类名; <block\_name>为块名,类似于方法名。 在以下的示例中<00T\_name>使用 tutorial, <block\_name>使用 gain (无 IP 核 心)与 mult (有 IP 核)演示。

键入指令后出现如下选项:

```
RFNoC module name identified: tutorial
Block/code identifier: gain
Enter valid argument list, including default arguments:
Add Python QA code? [y/N] n
Add C++ QA code? [y/N] n
Block NoC ID (Hexadecimal):
#可自定义模块 id, 直接回车则是随机 id号
Random NoC ID generated: A91FC792
Skip Block Controllers Generation? [UHD block ctrl files] [y/N] n
Skip Block interface files Generation? [GRC block ctrl files] [y/N] n
```

#### 具体工作情况如下:

```
Theng@Luowave:~/Prj/X310-HG/x310-HG.rfnoc$ sudo rfnocmodtool newmod tutorial
 Creating out-of-tree module in ./rfnoc-tutorial... Done.
 Use 'rfnocmodtool add' to add a new block to this currently empty module.
Theng@Luowave:~/Prj/X310-HG/x310-HG.rfnoc$ cd rfnoc-tutorial/
■ Zheng@Luowave:~/Prj/X310-HG/x310-HG.rfnoc/rfnoc-tutorial$ sudo rfnocmodtool add gain
 RFNoC module name identified: tutorial
 Block/code identifier: gain
 Enter valid argument list, including default arguments:
 Add Python QA code? [y/N] n
 Add C++ QA code? [y/N] n
 Block NoC ID (Hexadecimal):
 Random NoC ID generated: A91FC792
 Skip Block Controllers Generation? [UHD block ctrl files] [y/N] n
 Skip Block interface files Generation? [GRC block ctrl files] [y/N] n
 Adding file 'lib/gain_impl.h'...
 Adding file 'lib/gain_impl.cc'...
 Adding file 'include/tutorial/gain.h'...
 Adding file 'include/tutorial/gain_block_ctrl.hpp'...
 Adding file 'lib/gain_block_ctrl_impl.cpp'...
 Editing swig/tutorial swig.i...
 Adding file 'grc/tutorial_gain.block.yml'...
 Editing grc/CMakeLists.txt...
 Editing grc/tutorial.tree.yml
 Adding file 'examples/gain.grc'...
 Adding file 'rfnoc/blocks/CMakeLists.txt'...
 Adding file 'rfnoc/blocks/gain.yml'...
 Adding file 'rfnoc/fpga/CMakeLists.txt'...
 Adding file 'rfnoc/fpga/Makefile.srcs'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/CMakeLists.txt'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/Makefile.srcs'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/Makefile'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/noc_shell_gain.v'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/rfnoc_block_gain.v'...
 Adding file 'rfnoc/fpga/rfnoc_block_gain/rfnoc_block_gain_tb.sv'...
 Adding file 'rfnoc/icores/CMakeLists.txt'...
 Adding file 'rfnoc/icores/gain x310 rfnoc image core.yml'...
Zheng@Luowave:~/Prj/X310-HG/x310-HG.rfnoc/rfnoc-tutorial$
```

其文件树仅供参考, 见File Tree

# 3 FPGA 框架(无 IP)

# 3.1 rfnoc\_block\_gain.v

其在路径/rfnoc-tutorial/rfnoc/fpga/rfnoc\_block\_gain/下,需修改其寄存器相关代码,并添加用户逻辑 RTL 代码。

### 寄存器代码如下, 需修改其寄存器地址与初始值:

```
// There's only one register now, but we'll structure the register code to
// make it easier to add more registers later.
// Register use the ctrlport clk clock.
localparam REG_USER_ADDR = 0; // Address for example user register
localparam REG_USER_DEFAULT = 0; // Default value for user register
reg [31:0] reg user = REG USER DEFAULT;
always @(posedge ctrlport clk) begin
 if (ctrlport rst) begin
    reg user = REG USER DEFAULT;
    m_ctrlport_resp_ack <= 0;</pre>
    if (m_ctrlport_req_rd) begin // Read request
      case (m_ctrlport_req_addr)
       REG_USER_ADDR: begin
        m_ctrlport_resp_ack <= 1;</pre>
         m_ctrlport_resp_data <= reg_user;</pre>
    end
    if (m_ctrlport_req_wr) begin // Write requst
      case (m_ctrlport_req_addr)
        REG_USER_ADDR: begin
        m_ctrlport_resp_ack <= 1;</pre>
                            <= m_ctrlport_req_data[31:0];</pre>
      endcase
    end
```

### 用户逻辑代码如下,添加相关逻辑,其中相关时序需严格处理:

```
// User Logic
// User Logic
// User logic uses the axis_data_clk clock. While the registers above use the
// ctrlport_clk clock, in the block YAML configuration file both the control
// and data interfaces are specified to use the rfnoc_chdr clock. Therefore,
// we do not need to cross clock domains when using user registers with
// user logic.
// we do not need to cross clock domains when using user registers with
// user logic.
// Sample data, pass through unchanged
assign s_out_payload_tdata = m_in_payload_tdata;
assign s_out_payload_tlast = m_in_payload_tlast;
assign s_out_payload_tlast = m_in_payload_tvalid;
assign s_out_payload_tready = s_out_payload_tready;
// Context data, we are not doing anything with the context
// (the CHDR header info) so we can simply pass through unchanged
assign s_out_context_tdata = m_in_context_tdata;
assign s_out_context_tuser = m_in_context_tuser;
assign s_out_context_tuser = m_in_context_tuser;
assign s_out_context_tready = s_out_context_tvalid;
assign s_out_context_tready = s_out_context_tready;

// Only 1-sample per clock, so tkeep should always be asserted
assign s_out_payload_tkeep = {NUM_PORTS{1'b1}};
```

### 3.2 noc\_shell\_gain.v

其在路径/rfnoc-tutorial/rfnoc/fpga/rfnoc\_block\_gain/下,若需要的模块与RFNoC框架间存在输入输出数据交互,则无需更改;若仅存在输出,不存在输入交互,则需修改,并严格遵守握手时序,参考代码见官方的rfnoc\_block\_siggen相关代码,相关文件位于:

<uhd dir>/UHD-4.0/uhd/fpga/usrp3/lib/rfnoc/blocks/rfnoc block siggen/

# 3.3 rfnoc\_block\_gain\_tb.sv

其在路径/rfnoc-tutorial/rfnoc/fpga/rfnoc\_block\_gain/下,需修改其寄存器读写测试以及输入输出测试代码。

### 寄存器读写测试代码如下,替换成RTL逻辑代码中设置的寄存器名及其地址:

输入输出测试代码如下,修改 sample\_in与 sample\_out 以达到输入输出验证的效果, send\_samples[i]与 recv\_samples[i]分别为 dut 模块的用户代码块输入输出

载荷。

```
num_bytes;
item_t send_samples[$];
item_t recv_samples[$];
test.start_test("Test passing through samples", 10us);
for (int n = 0; n < NUM_PORTS; n++) begin
  send_samples = {};
  for (int i = 0; i < SPP; i++) begin
   send_samples.push_back($random()); // 32-bit I,Q
  // Queue a packet for transfer
  blk_ctrl.send_items(n, send_samples);
  recv_samples = {};
  blk_ctrl.recv_items(n, recv_samples);
  // Check the resulting payload size
  ASSERT_ERROR(recv_samples.size() == SPP,
  $sformatf("Received payload on port %1d didn't match size of payload sent", n));
  // Check the resulting samples
  for (int i = 0; i < SPP; i++) begin
    item_t sample_in;
    item_t sample_out;
    sample_in = send_samples[i];
    sample_out = recv_samples[i];
    `ASSERT ERROR(
      sample out == sample in,
      $sformatf("Port %1d, Sample %4d, Received 0x%08X, Expected 0x%08X",
              n, i, sample_out, sample_in));
 end
test.end_test();
```


#### 3.4 Makefile.srcs

其在路径/rfnoc-tutorial/rfnoc/fpga/rfnoc\_block\_gain/下,添加编译所需的.v.sv.vh 文件,例如:

```
RFNOC_OOT_SRCS += $(addprefix $(dir $(abspath $(lastword $(MAKEFILE_LIST)))),
rfnoc_gain_core.v rfnoc_block_gain_regs.vh)
```

# 3.5 gain\_x310\_rfnoc\_image\_core.yml

其在路径/rfnoc-tutorial/rfnoc/icores/下,后续工具会根据此描述文件生成 RFNoC框架,默认生成的框架中用户模块被直接连接在一个 Endpoint 上,没有与 ddc、duc 等模块级联。也就是说在 gnuradio 的流图中无需与其他模块绑定使用, 但也可以在流图中与 yml 描述存在的模块级联。以下部分流图仅供参考:



### 若要添加多个用户逻辑代码块还需自行设计框架结构。

在此文件中亦指定了生成的目标设备型号与 FPGA 最终实现的硬件指标等,具体args 请在官网的具体设备下查找。

### 3.6 编译

#### 键入以下指令:

```
cd /<work_dir>/rfnoc-tutorial/
mkdir build && cd build
cmake -DUHD_FPGA_DIR=/<uhd_dir>/UHD-4.0/uhd/fpga/ ../
```

#### 成功后有如下提示

- -- Configuring done
- -- Generating done
- -- Build files have been written to:

此时有许多可选功能实现, 键入以下指令查看:

#### make help

```
The following are some of the valid targets for this Makefile:
... all (the default if no target is provided)
... clean
... depend
... install/strip
... install
... uninstall
... testbenches
... rebuild cache
... install/local
... test
... list_install_components
... edit cache
... gnuradio-tutorial
... pygen_apps_9a6dd
... doxygen_target
... tutorial_swig_swig_doc
... _tutorial_swig_doc_tag
... tutorial_swig
... tutorial_swig_swig_compilation
... pygen_swig_5cf62
... pygen_python_d20bf
... rfnoc_block_gain_tb
```

### 3.7 仿真

此步骤可选择不执行验证,但即使对自己的核心逻辑代码做过验证,也无法保证其可在 RFNoC 框架下契合时序。强烈建议在生成 bit 流前执行此仿真步骤。

在 build 文件夹下键入以下指令便可查看 RTL 逻辑代码在 RFNoC 框架下的仿真是否通过:

#### make rfnoc\_block\_gain\_tb

... gain\_x310\_rfnoc\_image\_core

如出现以下 log 信息且在此 log 下无 error,则表示仿真通过。请注意有些时序错误显示 pass 但紧跟着下面打印 ERROR,例如 CHDR 不匹配等信息。

```
TESTBENCH STARTED: rfnoc_block_gain_tb
[TEST CASE
            1] (t =
                             0 ns) BEGIN: Flush block then reset it...
            1] (t =
                         6400 ns) DONE... Passed
[TEST CASE
TEST CASE
           2] (t =
                         6400 ns) BEGIN: Verify Block Info...
[TEST CASE
           2] (t =
                         6400 ns) DONE... Passed
            3] (t =
                         6400 ns) BEGIN: Verify user register...
TEST CASE
[TEST CASE
           3] (t =
                         7825 ns) DONE... Passed
[TEST CASE
           4] (t =
                         7825 ns) BEGIN: Test passing through samples...
TEST CASE
            4] (t =
                         8395 ns) DONE... Passed
TESTBENCH FINISHED: rfnoc block gain tb
- Time elapsed: 8395 ns
- Tests Run:
- Tests Passed:
- Tests Failed:
Result: PASSED
```

### 3.8 bit 流

在 build 文件夹下键入以下指令便可编译制作 bit 流:

```
make gain_x310_rfnoc_image_core
```

此步骤耗时很久,根据目标设备在 10min 到 2h 不等(8 核电脑环境下),最后生成的 bit 文件在路径:

```
# 具体路径以使用的设备为准, 此例使用设备为 X310 

<uhd dir>/UHD-4.0/uhd/fpga/usrp3/top/x300/build/
```

# 4 FPGA 框架 (有 IP)

### 4.1 仿真

关于 RTL 代码及相关处理,前面可按  $3.1^{\sim}3.6$  处理,存在 ip 的情况与无 ip 在 3.7 开始有些区别。

打开/<work\_dir>/rfnoc-tutorial/rfnoc/fpga/rfnoc\_block\_gain/Makefile.srcs, 并添加仿真相关的 ip 核心 xci 文件。

```
RFNOC_00T_SRCS += $(addprefix $(dir $(abspath $(lastword $(MAKEFILE_LIST)))),
/ip/my_gain.xci)
```

然后再仿真测试

### 4.2 bit 流 (方案 1)

注释上面仿真步骤中在 Makefile. srcs 中添加的 xci 文件,不然后续生成 bit 流时会冲突。

```
# RFNOC_00T_SRCS += $(addprefix $(dir $(abspath $(lastword $(MAKEFILE_LIS
T)))), /ip/my_gain.xci)
```

将所需的 ip 添加至源码库中编译:

```
# 不同设备的编译库不同
 cd /<uhd dir>/UHD-4.0/uhd/fpga/usrp3/lib/ip/
 mkdir my_gain && cd my_gain
 cp <ip dir>/my gain.xci my gain.xci
  gedit Makefile.inc
 # Makefile. inc 中添加以下代码
  include $(TOOLS_DIR)/make/viv_ip_builder.mak
 LIB_IP_MY_GAIN_SRCS = $(IP_BUILD_DIR)/my_gain/my_gain.xci
 LIB_IP_MY_GAIN_OUTS = $(addprefix $(IP_BUILD_DIR)/my_gain/, \
   my gain.xci.out \
   synth/my_gain.vhd \
 $(LIB_IP_MY_GAIN_SRCS) $(LIB_IP_MY_GAIN_OUTS) : $(LIB_IP_DIR)/my_gain/my_gai
n. xci
  $(call BUILD_VIVADO_IP, my_gain, $(ARCH), $(PART_ID), $(LIB_IP_DIR), $(IP_BUILD_
DIR), 0)
# 保存后离开
```

#### gedit ../Makefile.inc

```
# 在其中的. PHONY: lib_ip 前添加
include $(LIB_IP_DIR)/my_gain/Makefile. inc
LIB_IP_XCI_SRCS += $(LIB_IP_MY_GAIN_SRCS)
LIB_IP_SYNTH_OUTPUTS += $(LIB_IP_MY_GAIN_OUTS)
# 保存后离开
```

cd /<work\_dir>/rfnoc-tutorial/build/
make gain\_x310\_rfnoc\_image\_core


目标文件路径同3.8中一样。

### 4.3 bit 流 (方案 2)

此方案需要源码编译生成的 Vivado 图形化工程(.xpr),并在 Vivado 的 UI 界面中编译。


```
cd /<work dir>/rfnoc-tutorial/
 gedit CMakeLists.txt
 // 检索字符串 rfnoc image builder exe, 找到以下指令
 add_custom_target(${_target_name})
     COMMAND $ { rfnoc_image_builder_exe} -F $ {UHD_FPGA_DIR} -y $ {CMAKE_CURREN
T SOURCE DIR}/${ rfnoc image core SRC} -I ${CMAKE SOURCE DIR}/rfnoc
 )
 // 将上面代码段的 add_custom_target 后面添加指令, 让其只生成编译需要替换的 hex
与 image core 而不生成 bit 流
 add_custom_target(${_target_name})
     COMMAND $ { rfnoc_image_builder_exe} -F $ {UHD_FPGA_DIR} -y $ {CMAKE_CURREN
T_SOURCE_DIR} / $ { rfnoc_image_core_SRC} - I $ { CMAKE_SOURCE_DIR} / rfnoc --generate
-only
 )
 cd build
 make gain_x310_rfnoc_image_core
```


打开 Vivado 的 UI 界面, 并打开源工程



打开选项界面 Tools -> Settings -> general -> Verilog options, 并修改参数 RFNOC\_EDGE\_TBL\_FILE 与参数 UHD\_FPGA\_DIR。

- RFNOC\_EDGE\_TBL\_FILE: 改为/<work\_dir>/rfnoctutorial/icores/x310\_static\_router.hex
- UHD\_FPGA\_DIR: 改为/<uhd\_dir>/UHD-4.0/uhd/fpga/usrp3/../..





然后将刚刚在<work\_dir>中生成的 image core 替换到该工程的 image core。

若为标准 x310 工程, image core 为 /x310-HG. srcs/sources\_1/imports/usrp3/top/x300/x310\_rfnoc\_image\_core.v

在UI 界面中检查是否为刚生成的 image core 内容,确认无误后便可在UI 界面中完成 Synthesis -> Implementation -> Bitstream 的流程。在这里可以用图形化界面添加调用 IP 核,更为直观方便。

# 5 UHD 框架 (C++)

根据用户需求, 主要改写寄存器映射。需要改写

/<work\_dir>/rfnoc-tutorial/lib/gain\_block\_ctrl\_impl.cpp

/<work\_dir>/rfnoc-tutorial/include/tutorial/gain\_block\_ctrl.hpp

下面给出简单改写后的文件, 仅供参考:

```
gain_block_ctrl_impl.cpp
gain_block_ctrl.hpp
```

### 6 GNU Radio 框架

根据用户需求,主要改写 gnuradio 图形化界面模块的对用户接口,以及 UHD 映射。需要改写

/<work\_dir>/rfnoc-tutorial/grc/tutorial\_gain.block.yml

下面给出简单改写后的文件, 仅供参考:

tutorial\_gain.block.yml

### 7 编译与烧录

在处理完上面的 FPGA -> UHD -> GNU Radio 的关系后还需整体编译,并添加至环境中。

```
cd /<work_dir>/rfnoc-tutorial/build/
make gnuradio-tutorial
make -j8
sudo make install
```

将之前生成的 bit 流烧录至目标设备中。

此步骤需谨慎进行,若对 FPGA 源代码改动较大容易变砖,建议在 Vivado 的 UI 界面用 jtag 调试通过后再烧写。若变砖了也可在重新上电后,通过 jtag 调试原版 bit 流,再使用 uhd\_image\_loader 烧写。


uhd\_image\_loader --args "type=x300, addr=192.168.10.2" --fpga-path /<uhd\_dir>/UHD-4.0/uhd/fpga/usrp3/top/x300/build/usrp\_x310\_fpga\_HG.bit

# 8 测试

打开 GNU Radio

sudo gnuradio-companion

图形化界面中打开文件/<work dir>/rfnoc-tutorial/example/gain.grc



点击运行, 若弹出理想波形则成功。

有时 gnuradio 会报错找不到\*. py 的包,此时需手动搬移:

cp -r /usr/local/lib/python3/dist-packages/<缺少的包名> /usr/lib/python3/dist-packages/