



U_Connections
Connections.SchDoc

U_Power
Power.SchDoc




Title		FreeSRP		
Size	Number	Revision		
A4	1	2		
Date:	6/10/2017	Sheet 1 of 7		
File:	FreeSRP.SchDoc	Drawn By: Lukas Lao Beyer		


BUS/EXTERNAL POWER SELECTION




3V3: 3.30V, 0.15A




3V3_TX: 3.30V, 0.2A




1V0: 1.00V, 3A




1V8: 1.80V, 3A




1V3_XCVR: 1.30V, 1.2A





1V3_SYNTH: 1.30V, 1.2A




1V2: 1.20V, 0.5A



EXPANSION HEADERS




LEVEL SHIFTED GPIO



LED INDICATORS




POWER INDICATORS



FPGA DONE












GENERAL PURPOSE




Expansion Connectors and Status LEDs

Title	Expansion Connectors and Status LEDs	
Size	Number	Revision
A3	3	2
Date:	6/10/2017	Sheet 3 of 7
File:	Connections.SchDoc	Drawn By: Lukas Lao Beyer



Title		USB Interface	
Size	Number	Revision	
A3	4	2	
Date:	6/10/2017	Sheet 4 of 7	
File:	USB.SchDoc	Drawn By: Lukas Lao Beyer	



POWER

The diagram illustrates the power supply connections for the AD9364. It is divided into two main sections: the left side for ground connections and the right side for power connections.

Left Side (Ground Connections):

- VSSA:** Pins A1, A2, A4, A5, A6, B1, B2, B12, C1, C2, C7, C8, C9, C10, C11, C12, D1, E1, F1, F3, H2, H3, H6, J2, K2, L3, L7, L8, L9, L10, L11, L12, M4, M6, D12, F7, F9, F11, G12, H7, H10, K12.
- VSSD:** Pins F7, F9, F11, G12, H7, H10, K12.

Right Side (Power Connections):

- VDD:** Pins F12, A7, A8, A9, A10, E3, K4, D2, D3, A11, B11, G2, G3, B9, B10, E2, F2, J3, K3, B8, H12.
- VDDAIP3:** Pins DIG, RX_TX, TX_LO_BUFFER, BB, RX_RF, TX_TX, TX_VCO, TX_VCO_LDO_OUT, TX_LO, TX_VCO_LDO, RX_LO, RX_VCO_LDO, RX_SYNTH, TX_SYNTH.
- VDDAIP1:** Pins TX_VCO, TX_VCO_LDO_OUT, RX_VCO, RX_VCO_LDO.
- VDD_GPO:** Pin B8.
- VDD_INTERFACE:** Pin H12.

Additional Components:

- Capacitors:** C1 (1uF), C2 (1uF), R1 (1R), R2 (1R).
- Resistors:** R1 (1R), R2 (1R).

Legend:

- VSSA:** Analog Ground
- VSSD:** Digital Ground
- VDD:** 1.2V
- VDDAIP3:** 1.2V
- VDDAIP1:** 1.2V
- VDD_GPO:** 1.2V
- VDD_INTERFACE:** 1.2V

AD9364

CLOCK & MISC.

[illegible]

The schematic illustrates an analog front end circuit with two main frequency-selective stages:

- 2800-6000 MHz Stage:** Utilizes a balun/DC block (T1, BD3150N50100AHF) and a matching network (C20, C19, C18) connected to the IV3_TX input.
- 70-3000 MHz Stage:** Employs a bandpass filter (T2, JA4220-AL) and a matching network (C4, C5) connected to the TXA_P, TXA_N, TXB_P, TXB_N, and TX_MON inputs.
- Output and Control:** The circuit includes a variable capacitor (C15, C16, C17) for tuning, a variable capacitor (C21, C22) for output matching, and a control signal (IV3_TX) connected to the IV3_XCVR.
- Other Components:** The circuit features a matching network (C23, C24) connected to the PGA-102+ (U2), a diode (D2, ESD0P8RFL), and a variable capacitor (C25, C170) for output matching.

Title			Revision	
Analog Front End			2	
Size	Number	Revision		
A3	7	2		