### **Lime Microsystems Limited**

Surrey Tech Centre Occam Road The Surrey Research Park Guildford GU2 7YG Surrey United Kingdom Lime microsystems www.limemicro.com

Tel: +44 (0) 1483 685 063 Fax: +44 (0) 1428 656 662 e-mail: enquiries@limemicro.com

# Xillybus core generation for LimeSDR-PCIE board

- Guide -

Chip version: Chip revision: 0
Document version: 1.0
Document revision: 00

Last modified: 03/06/2016 05:10:38 PM

# **Contents**

1. Introduction	3
2. Xillybus core generation	4
2.1Signing Up	
2.2Creating new IP core	
2.3Setting core parameters.	
3. Quartus project files	9
3.1Quartus files	
4. References	10

# **Revision History**

Version 1.0r00

Started:02 June, 2016 Finished: 02 June, 2016

Initial version

## Introduction

This document describes Xillybus core generation and instantiation for LimeSDR-PCIE board. Document consists of a chapters that describes steps to generate and download required files for LimeSDR-PCIE\_lms7\_trx project.

Xillybus documentation [1], [2], [3], can be found in links provided in this document reference.

# Xillybus core generation

Xillybus core has to be generated before downloading. This chapter describes steps and parameters required to generate Xillybus PCIE core.

## 2.1 Signing Up

Xillybus requires to fill up free registration form in order to download generated core. Go to link <a href="http://xillybus.com/ipfactory/signup">http://xillybus.com/ipfactory/signup</a>, fill required fields (Figure 1) and confirm registration via received eMail.




Figure 1 Registration form

## 2.2 Creating new IP core

After successful registration, go to IP core Factory page <a href="http://xillybus.com/ipfactory/">http://xillybus.com/ipfactory/</a>, fill parameters as shown in Figure 2 and click *Create!*.



Figure 2 Create new IP core dialog

## 2.3 Setting core parameters

After new core creation in next dialog click *Edit* to change settings for each device files (Figure 3).




Figure 3 File editing

In *Edit* dialog (Figure 4) fill following parameters for corresponding file and click *Update!*. To enter all parameters *Autoset internals* has to be unchecked:

#### For xillybus\_read\_32:

• Device file's name - read 32

Direction
 Upstream (FPGA to host)
 Data acquision / playback

Data width - 32 bits
Expected bandwidth - 195

Autoset internals - uncheckedAsynchronous/synchronous - Asynchronous

Number of buffers - 256
Size of each buffer - 8 kB

#### XILLYBUS. IP cores and design services




Figure 4 xillybus\_read\_32 file editing

Edit rest of the files with following parameters:

#### For xillybus write 32:

• Device file's name - write 32

Direction
 Use
 Downstream (host to FPGA)
 Data acquision / playback

Data width - 32 bits
Expected bandwidth - 180

Autoset internals - uncheckedAsynchronous/synchronous - Asynchronous

Number of buffers - 256
 Size of each buffer - 8 kB
 DMA acceleration - None

#### For xillybus read 8:

Device file's name
 - read 8

• Direction - Upstream (FPGA to host)

Use - General purpose

• Data width - 8 bits

• Expected bandwidth - 1

Autoset internals - uncheckedAsynchronous/synchronous - Asynchronous

Number of buffers
Size of each buffer
4 kB

#### For xillybus\_write\_8:

Device file's name
 - write 8

• Direction - Downstream (host to FPGA)

• Use - General purpose

Data width - 8 bits
Expected bandwidth - 1

Autoset internals - uncheckedAsynchronous/synchronous - Asynchronous

Number of buffers - 4
 Size of each buffer - 4 kB
 DMA acceleration - None

#### For xillybus mem 8:

Device file's name - mem\_8Direction - Bidirectional

• Use - Address/data interface (5 address bits)

Upstream (FPGA to host)

Data widthExpected bandwidth- 8 bits- 0.1

Autoset internalsAsynchronous/synchronousSynchronous

Number of buffers
 Size of each buffer
 4kb

Downstream (host to FPGA)

Data widthExpected bandwidth- 8 bits- 0.1

Autoset internalsAsynchronous/synchronousSynchronous

Number of buffers
 Size of each buffer
 DMA acceleration
 None

After updating all files click *generate core* (Figure 5). Check core status and download it when available (Figure 6).

#### XILLYBUS. IP cores and design services




Figure 5 Core generation

#### XILLYBUS. IP cores and design services



Figure 6 Download status

## Quartus project files

This chapter describes steps to include Xillybus core to Quartus project

### 3.1 Quartus files

Steps to include Xillybus core files into Quartus project.

- Extract downloaded .zip file "corebundle-myipcore\_demo.zip" (myipcore\_demo name that was entered during core generation).
- Place file *xillybus.v* to Quartus project directory limesdr-pcie\_xillybus\_core/
- Place file xillybus core.qxp to Quartus project directory limesdr-pcie xillybus core/
- Open Quartus *LimeSDR-PCIE\_lms7\_trx* project and select Project→ Add/Remove Files in Project and add files *xillybus.v* and *xillybus\_core.qxp* to Quartus project (Figure 7).
- Recompile project.




Figure 7 Adding files to Quartus project

## References

- 1. Xillybus documentation files: <a href="http://xillybus.com/doc">http://xillybus.com/doc</a>
- 2. Getting started with Xillybus on a Windows host: <a href="http://xillybus.com/downloads/doc/xillybus\_getting\_started\_windows.pdf">http://xillybus.com/downloads/doc/xillybus\_getting\_started\_windows.pdf</a>
- 3. Getting started with Xillybus on a Linux host: http://xillybus.com/downloads/doc/xillybus\_getting\_started\_linux.pdf