Lime Microsystems

Surrey Tech Centre Occam Road The Surrey Research Park Guildford Surrey GU2 7YG United Kingdom



Tel: +44 (0) 1483 685 063 Fax: +44 (0) 1428 656 662 e-mail: enquiries@limemicro.com

LMS7002EVB Quick Start Manual

The information contained in this document is subject to change without prior notice. Lime Microsystems assumes no responsibility for its use, nor for infringement of patents or other rights of third parties. Lime Microsystems' standard terms and conditions apply at all times

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

REVISION HISTORY

The following table shows the revision history of this document:

Date	Version	Description of Revisions
05/06/2014	2.0	Initial version
2/07/2014	2.1	Updated GUI pictures and new control descriptions
8/08/2014	2.2	Updated GUI pictures and new control descriptions and 7.23 section added
23/10/2014	2.3	Updated Figure 2
05/11/2014	2.4	Updated GUI controls description. GUI version 3.6.3159.7344
03/04/2015	2.5	Updated copyright notice and added licence info

Last modified: 03/04/2015

Contents

Introduction	5
Development System Content	6
Overview of the Development Board	7
Installing the LMS7002M Control Software	8
1Introduction to installing the software	8
2Downloading the Software	8
3Windows USB Setup	8
4Determining Serial Port	10
5Linux Setup	11
6Starting Control LMS7002M Software	11
7Connecting	11
Getting started with the EVB	12
8Introduction to using the EVB7	12
9Transmitter Setup and Basic Testing	13
1SXT/SXR tab setup	13
2TRF tab setup	13
3TBB tab setup	13
10Testing the TX Output	14
1TX Basic Operation Checks	14
11Receiver Setup and Basic Testing	16
1SXT/SXR tab setup	16
2RFE tab setup	16
3RBB tab setup	17
12Testing the RX Output	19
1RX Basic Operation Checks	19
13Testing With Minimal Equipment	20
EVB7 Connectors and Options	21
14Introduction to the EVB7 Connectors and Options	21

Last modified: 03/04/2015

15Board Connections	21
1FMC connector pin description	23
2Digital I/O connector pin description	29
16Hardware options	34
1TCXO's Configuration	34
2EVB7 synchronization	34
3SPI Control Configuration	36
4Baseband Digital Interface Voltage	36
5EVB7 Matching networks	36
Detailed Guide to LMS7002M Control Software	38
17 Control LMS7002M – Software Description	38
18Control LMS7002M – Window Panels	38
1GUI Control panel	38
2Configuration panel	38
3Log panel	38
19The Menu Bar	39
1The File Menu	39
2The Option Menu	39
3The Tool Menu	39
4The Help Menu	39
5The Button Menu	39
6The Configuring Channel Controls	40
20Board Setup (Si5351C and ADF4002)	41
21RFE	42
22RBB	44
23TRF	45
24TBB	47
25AFE	49
26BIAS	49
27LDO	50
28XBUF	51

Last modified: 03/04/2015

29CLKGEN	52
30SXT/SXR	55
31Application Note on Tuning PLLs on LMS7002M	57
32LimeLight & PAD	57
33TxTSP	61
34RxTSP	66
35CDS	71
36BIST	72
37SPI	72
38Introduction	74
39Recommended Test Equipment	74
40 Agilent MXG Setup	74
1Setting Common Mode Voltage	75
2Enabling the Arbitrary Waveform Generator	75
3 Downloading *.wfm Files to the Signal Generator	77
	79

Table of Figures

Version: 2.5

Last modified: 03/04/2015

Introduction

The Lime Development System is a comprehensive hardware and software combination that allows users to evolve and refine a wireless sub-system. It can be combined with a baseband processor such as an FPGA or DSP processor to develop a comprehensive wireless solution.

The EVB7 module is a high-speed wireless communication module, based on the LMS7002M fully programmable RF transceiver. It is designed to support 2G, 3G, 4G/LTE radio systems with both time-division duplex (TDD) and frequency-division duplex (FDD) applications, M2M and software defined radios. The wireless communication module covers the frequency range of 100 kHz to 3.8 GHz, including licensed and unlicensed bands. The channel bandwidth is programmable from less than 100 kHz to 108 MHz through a combination of analog and digital filtering via the easy-to-use GUI software.

The EVB7 provides system designers with the ability to connect the board to any type of baseband, FPGA or CPU and allow them to implement their ideas for various wireless communication applications.

This document describes how to make a quick start with the LMS7002M using the EVB7 module. Section begins by listing the contents of the Quick Start kit. Section gives a general description of the evaluation board features. Section describes the procedure for obtaining and installing the LMS7002M control software "Control LMS7002M" for both Windows and Linux platforms. Section describes how to connect and use the EVB and LMS7002M control software "Control LMS7002M" for the Quick Start example configurations. Section describes in detail the EVB connectors and hardware options. Section describes in detail how to use the LMS7002M control software "Control LMS7002M". Section 38 describes calibration procedures. Appendix 1 details the recommended test and measurement equipment, and how to set up the test equipment to work with EVB7 and the LMS7002M.

Last modified: 03/04/2015

6 | P a g e

Development System Content



Figure Development System Content

Last modified: 03/04/2015

Complete development kit content consists of:

- Hardware
 - 1 LMS7002EVB v3 board
 - 1 Power supply cable that connects the EVB7 board to any lab power supply unit
 - o 1 USB-A to Micro-USB-B cable
 - USB stick with software
- Software:

Version: 2.5

- o LMS7002M GUI "Control LMS7002M"
- Windows drivers
- Documentation:
 - Quick Starter Manual
 - o LMS7002M datasheet
 - o Complete PCB database

7 | Page

- o Register map document
- Generator waveforms

Overview of the Development Board




Figure Board block diagram

A photograph of the development board is shown in Figure . A block diagram of the board is shown in Figure . The connections are shown in blue, the LMS7002M chip is shown in green, and the other parts are shown in orange. The core of the board is the LMS7002M transceiver chip, which has multiple RF, analogue and digital interfaces.

The evaluation board includes RF matching networks for the LMS7002M. These matching networks include wideband transformers to allow operation over the entire frequency range. However, the matching networks have been optimized for operation over selected frequency

9 | P a g e

bands and offer the best performance in these bands. Connectors are provided for 4 RF transmitter outputs and 6 RF receiver inputs. Further details of the matching networks are provided in section 1165.

The evaluation board includes connectors for the baseband analogue differential receiver outputs and differential transmitter inputs. Additionally, on board high speed differential to single ended converters allow the EVB7 receivers to indirectly drive 50R test equipment such as spectrum analysers for baseband testing.

The evaluation board includes a clock generation block, which by default, is a standalone 30.72 MHz low phase noise TXCO. TXCOs at other frequencies can also be fitted and three different footprints are supported. The EVB7 can be easily modified to operate with external clock sources. It can also be synchronized to the standard 10 MHz reference of measurement equipment via an on board PLL. Details of the required changes on EVB7 are given in section 161 and 162.

EVB7 includes two kinds of digital I/O, one for control only, and two for data and control.

The USB interface is used to control the LMS7002M SPI via the LMS7002M control software. The USB port is converted to SPI by an on board microcontroller.

The FMC connector or the 44 pin header can be used for the buffered digital interface and can be connected to compatible platforms such as the Lime "Stream" board. The Lime "Stream" board also provides connections to general purpose lab equipment such as pattern generators and logic analysers. A pin list for the digital interface can be found in section 15. The logic level for the digital interface can be set by modifying EVB7 and is described in section 164. Additionally these connectors can be used to control the SPI but require the board modifications described in 163.

A 7^{th} order LC filter can be selected between the analogue output of the LMS7002M and its digital inputs by using the LMS7002M control software. This allows additional filtering at 100 kHz (IF BW) for 2G applications.

The board includes memory to work with the LMS7002M internal microcontroller. This is intended to provide calibration support for the LMS7002M and is currently under development. The memory is programmed via the LMS7002M control software and the USB/SPI interface.

Test points are provided for various test signals including the LMS7002M internal peak and RSSI detectors as well as various PLL test signals.

More detailed information on the connectors for the evaluation board can be found in section 14. Information about PCB options supported is in section 16.

10 | Page

Installing the LMS7002M Control Software

1 Introduction to installing the software

To operate the EVB7 board, the LMS7002M Control Software, "LMS7002M Control" has to be downloaded from http://www.limemicro.com and installed. The software consists of three parts.

- The main LMS7002M control Software, which provides a GUI to control the chip.
- The USB driver "USB to LMS7002M", which provides an interface between the PC and the EVB7 SPI microcontroller.
- The EVB7 microcontroller firmware, which is preinstalled on the board prior to shipping.

Section 1 describes the how to download the software from the Lime Microsystems web page.

Sections 2, 3 and 4 describe the set up for the Windows Operating System. Section 2 describes the installing of the "USB to LMS7002M" driver. Section 3 describes the Windows OS set up. Section 4 describes how to identify which USB port is being used.

Section 5 describes installing the USB driver in a typical Linux distribution. Section 6 describes how to start the "LMS7002M Control Software".

Section 7 describes how to connect the EVB7 with the "LMS7002M Control Software" via the USB interface.

A simple demonstration of the "LMS7002M Control Software" is given in section . A detailed description of the "LMS7002M Control Software" is given in section .

11 | Page

2 Downloading the Software

To get started with the EVB7 board control software, download the latest version from www.limemicro.com.

3 Windows USB Setup

The steps to setup "Control LMS7002M" software are as follows (please note that these steps may vary based on the specific version of Windows software being used and you may need to be logged in as Administrator to accomplish them):

- 1. Connect EVB7 board to your PC via the USB cable.
- 2. Go to Control Panel > System > Device Manager
- 3. Locate **USB to LMS7002M** under **Other devices** and press right click to select **Properties** (Figure)




Figure Device Manager content

4. When a new window pops-up press Update driver (Figure)



Figure Device properties

5. Select **Browse my computer for driver software**, locate the driver provided with EVB7 board and press **Next** (Figure)




Figure Update Driver Wizard.

6. If the **Windows Security** window appears, select **Install this driver software anyway** (Figure)

13 | Page



Figure Hardware wizard. Install driver manually

Windows should proceed to install drivers at this stage. Generally, once the above steps have been taken for the EVB7, these steps do not need to be repeated.

IMPORTANT:

Version: 2.5

Before running the control software, unplug then plug your device back into your computer.

Last modified: 03/04/2015

14 | Page

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

4 Determining Serial Port

After driver installation, Windows will assign to your EVB7 board a serial port. To check your board serial port number, please follow these steps:

- 1. Go to Control Panel > System > Device Manager
- 2. Locate USB Virtual Serial Port under Ports (COM & LPT)

Note that in this system example it has enumerated as COM2 (Figure).




Figure Check for new communication port

Last modified: 03/04/2015

5 Linux Setup

For Linux users, there is no need to install USB drivers, as the system will assign drivers automatically once the EVB7 board is connected to PC.

To determine port number the easiest is via the command line and type command:

\$ setserial -g /dev/ttyS[0123]

6 Starting Control LMS7002M Software

Apply +5V to the board and start "Control LMS7002M" software. The application must be run under administrator privileges. To do that, right click on the "Control LMS7002M" icon and select **Run as an Administrator**. This will provide administrator privileges, which are required for EVB7 board communication via USB.

7 Connecting

Once the Windows driver is installed and the control software has been lunched, click on **Options>Connection Settings.** The **Connection Setting** windows will pop-up (Figure).




Figure GUI communication settings.

Select the dedicated USB port number of the EVB board. In this case, it is COM2, and press OK.

The GUI device name and firmware version will appear in the bottom (Figure), once connection with the board is established.

16 | P a g e

© Copyright 2014-2015 Lime Microsystems CC BY 3.0



Figure GUI detected device and firmware version

Getting started with the EVB

8 Introduction to using the EVB7

The EVB7 allows powerful demonstrations of the LMS7002M transceiver. In this quick start guide, we demonstrate the board operating with analogue inputs and outputs. A future version is planned to demonstrate the board operating with digital inputs and outputs and the Lime "Speed" board.

Section 9 describes the set up of the transmitter, with section 91 describing how to set up the SXT (TX PLL) and section 92 describing how to set up the TX analogue baseband and RF tabs of the LMS7002M Control software. Section 11 describes the set up of the transceiver for basic tests, with section 111 describing how to set up the SXR (RX PLL) and section 112 and 113 describing how to set up the RX analogue baseband and RF tabs of the LMS7002M Control software.

The analogue quick start demonstration assumes the user has all the equipment listed in Appendix 39. Users with less equipment can use the set up of Section 13.

Last modified: 03/04/2015

18 | Page

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

9 Transmitter Setup and Basic Testing

To test the Tx path, the Agilent generator is used as an external baseband source. This is connected to the Tx path via the analog inputs and generates a WCDMA modulation signal at socket X1 (TX1_A) as shown in Figure . To generator settings are described in section 40 (Appendix A).




Figure Tx Test Setup

1 SXT/SXR tab setup

After power up, connect the GUI to the board and select the **SXT/SXR** tab. To configure the Tx LO to 2140 MHz, do the following:

- 1. Select the **B/SXT** in the configuration channels window to control TxPLL
- 2. Enable Tx PLL **VCO** (Deselect).
- 3. Type the wanted frequency in **Frequency**, **GHz** box. In this case, 2140 MHz.
- 4. Press Calculate followed by Tune.

See Figure below to check selections.

Step 1

Step 2

Step 3

Step 4




Figure SXT register setup procedure

2 TRF tab setup

20 | Page

The TRF tab controls the TX RF gain and output path. By default the Tx RF gain is set to maximum (**TXPAD gain control** set to '0') and **TXFE output selection** set to **Band 1** (to X1 on EVB7 board) as the output path. For this test, we are not going to change these settings.

3 TBB tab setup

In the **TBB** tab the baseband gain and filter bandwidth are controlled. Follow the instructions below set up TBB:

- 1. Select the A/SXR to control channel A.
- 2. Enabled Tx IQ analog input path to current amplifier.
- 3. Set **Frontend gain** to your wanted.
- 4. Configure the base band filter settings. By default, high band filter (LPFH_TBB) is power on.

See Figure below to check selections.

Step 3
Step 2
Step 4

21 | Page

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

Last modified: 03/04/2015




Figure TBB register setup procedure

<u>Note</u>: the register preset file for Tx test 'TX_2140_MHz_demo_setup.ini' is supplied with design kit. You can load it by clicking menu button **Open>>** locate and select the file in ../LMS7GUI folder/ 'TX_2140_MHz_demo_setup.ini' >> select **Open**, followed by GUI--> Chip button. The select SXT/SXR tab and return synthesizer.

10 Testing the TX Output

When the transmitter is configured as shown in section 9, the TX1_A output (socket X1) can be connected to a spectrum analyzer (SA). With the SA you can now observe the results of this basic operational test (Figure). The test is looking at the DC offset from the un-programmed data DAC as LO leakage and the example shown below is measuring a value of -26.8dBm.




Figure Basic TX testing using DC offset resulting in LO leakage

Last modified: 03/04/2015

22 | P a g e

When the baseband is enabled, the WCDMA modulation can be tested and the results of Figure can be obtained with the MXG Spectrum Analyser.




Figure Basic TX testing using WCDMA modulation

1 TX Basic Operation Checks

To check the basic TX frequency and gain control, conduct some tests changing frequencies and gain settings. The following four tests are recommended:

TRF – TXPAD gain change setting from 0 to 31 and observe results. LO should vary by approx. 1 dB steps, 31dB range.

Change frequency from 2.14 GHz to 2.11 GHz and press 'Calculate'/'Tune' (CAP value should change), check the Spectrum Analyzer.

Change frequency from 2.11 GHz to 2.17 GHz and press 'Calculate'/'Tune' (CAP value should change), check the Spectrum Analyzer.

Last modified: 03/04/2015

23 | P a g e

11 Receiver Setup and Basic Testing

The test bench for the receiver is shown in Figure . Basic functionality checks on the receiver side are achieved by using the Analog output from connector X20.




Figure Rx Test Setup

1 SXT/SXR tab setup

Select the **SXT/SXR** tab. To configure the Rx LO to 1950 MHz, do the following:

- 1. Select the A/SXR in the configuration channels window to control RxPLL
- 2. Enable Rx PLL **VCO** (Deselect).
- 3. Type the wanted frequency in **Frequency**, **GHz** box. In this case, 1950 MHz.

Last modified: 03/04/2015

4. Press Calculate followed by Tune.

See Figure below to check selections.

Version: 2.5

24 | Page

Step 2

Step 3




Figure SXR register setup procedure

2 RFE tab setup

Select the RFE tab to configure the receiver RF front–end. Follow the configuration steps below:

25 | Page

- 1. Enable LNA RFE, RXFE mixer LO buffer and RFFE Quadrature LO generator.
- 2. Select Active path to the RXFE. Select LNAH for this test. By default the is preselected.
- 3. The LNA and TIA gain are preset to maximum.

See Figure below to check selections.

Step 2

Step 2

Step 3

Last modified: 03/04/2015




Figure SXR register setup procedure

3 RBB tab setup

Select the TBB tab to configure the PGA gain and baseband filter bandwidths. Follow the configuration steps below:

- 1. Select PGA output to **output pads**. This selection enables receiver analog outputs.
- 2. Set **PGA gain** to 19 dB.
- 3. Configure filter bandwidth. By default the LPFL is selected.

See Figure below to check selections.

27 | Page






Figure SXR register setup procedure

<u>Note</u>: the register preset file for Rx test 'RX_1950MHz_demo_setup.ini' is supplied with design kit. You can load it by clicking menu button **Open>>** locate and select the file in ../LMS7GUI folder/ 'RX_1950MHz_demo_setup.ini' >> select **Open**, followed by GUI--> Chip button. The select SXT/SXR tab and return synthesizer.

28 | Page

12 Testing the RX Output

Set the signal generator to 1955 MHz (i.e. 5 MHz offset from PLL frequency selected) and input a sine wave at -70 dBm into the evaluation board antenna connector (LNAH_A, connector X4). Configure the receiver as showed in section 10. Connect an Analyser to X20 or X19. If everything is correctly setup, you should see the 1 MHz peak. See Figure below.




Figure RX analog output on Spectrum Analyser.

1 RX Basic Operation Checks

To check the basic Rx frequency and gain control, conduct some tests changing frequencies and gain settings. The following six tests are recommended:

- a. RBB change PGA gain setting from 19 to -12, observe results, gain should decrease.
- b. RFE change TIA gain settings from Gmax to Gmin, observe results, gain should decrease.

Last modified: 03/04/2015

- c. RFE LNA gain change from Gmax to Gmax -30, observe results, gain should decrease.
- d. Change frequency from 1.95 GHz to 1.92 GHz and press 'Calculate'/'Tune'. Change Signal Generator to 1.925 GHz (1MHz offset from PLL). Observe results.
- e. Change frequency from 1.92 GHz to 1.98 GHz and press 'Calculate'/'Tune'. Change Signal Generator to 1.985 GHz (1MHz offset from PLL). Observe results.

30 | P a g e

13 Testing With Minimal Equipment

For users without all the equipment specified in section 39 (Appendix A) it is possible to link the TX1_A output (X1) to the receiver input LNAH_A input (X4) and rely on the LO leakage to provide an input signal to the RX.

Using the methods of section 9 and section 11 set the SXT to 2140 MHz and SXR to 2145 MHz and measure a 5 MHz signal with an oscilloscope to observe the RXI output at X19. The magnitude of the output signal can be controlled with the various gain controls in the RFE and TRF.

Last modified: 03/04/2015

EVB7 Connectors and Options

14 Introduction to the EVB7 Connectors and Options

Section 15 describes the various connectors available on the EVB7. Section 16 describes the hardware options available on the EVB7, including reference clocks and the SPI control. The top and bottom of the board are shown in Figure and Figure respectively.

15 Board Connections




Figure Design kit connection descriptions, Top view.

Last modified: 03/04/2015

32 | Page



Figure Design connection descriptions, Bottom view.

Table describes the high level pin assignment for each connector on the design kit.

Table Design kit connectors and switches

Connector	Schematic name	Description
J1	+3.3V Voltage Supply Jumper	This jumper is used to supply +3.3 V from the EVB to the FMC connector connected boards
JP2	BB supply	This jumper enables the supply to the EVB7 board from an FPGA development kit. U16 is a voltage regulator that converts +12 V to +5 V
J5	USB	USB Connector to PC
J6	FMC	The FMC (HPC) is a standard connector used to interface the Lime board directly to an FPGA design kit. The signal pin description is shown in 1 section.
J7	Digital I/O Connector	This connector provides access to externally buffered, LMS70002M digital interface and SPI interface. Signal pin description showed in 2 section.
Ј8	+5V Power Supply	+5 V supply connector
J9	ATP	Analog Test Point
X1	TX1_A	Transmitter TX1 output, channel A. Wideband transmitter output
X2	TX2_A	Transmitter TX2 output, channel A. Lower bands transmitter output
Х3	LNAL_A	Receiver LNA_L input, channel A. Lower bands receiver input

		Receiver LNA H input, channel A. Higher bands
X4	LNAH_A	receiver input
X5	LNAW_A	Receiver LNA_W input, channel A. Wideband receiver input
X8	TX1_B	Transmitter TX1 output, channel B. Wideband transmitter output
X9	TX2_B	Transmitter TX2 output, channel B. Lower bands transmitter output
X10	LNAL_B	Receiver LNA_L input, channel B. Lower bands receiver input
X11	LNAH_B	Receiver LNA_H input, channel B. Higher bands receiver input
X12	LNAW_B	Receiver LNA_W input, channel B. Wideband receiver input
X18	CLK I/O	Reference clock input used to synchronize test equipment with EVB7 board to calibrate frequency error. A 10 MHz reference from the test equipment connects to X18 connector
X19, X20, X39, X40	RXBUFFI/Q	Receiver analog single-ended outputs
X16, X17, X25-X28, X37, X38	RXOUTI/Q	Receiver analog differential outputs
X6, X7, X21-X23, X13, X14	ADCINI/Q	Receiver analog differential inputs
X29-X36	TXINI/Q	Transmitter analog differential inputs
SW1	U1 Reset	Switch to reset AT90USB162-16U and load new software. By default set to off

1 FMC connector pin description

The digital baseband interface can be established via the FMC connector J6. The signal pin description is shown in Table .

Note: FMC HPC connector has 400 pins, but not all pins are used. Some pins are not connected and some are connected to GND. Please refer to EVB7 schematic for more details.

Table FMC connector signal pin description

Pin number Schematic name		Function
D8	SyntCLK1	Clock Out, CMOS
D9	SyntCLK2	Clock Out, CMOS
H7	IQSEL2 DIR	IQSEL direction control for port 2. If '1' – input, '0' – output
H8	DIO DIR CTRL	Data direction control for port 2. If '1' – input, '0' – output
110	1	2 mil di della control por 2. Il 1 mpui, c curpui
G9	SDIO	Serial port data in/out, CMOS
G10	DIG RST	1
H10	INTR	I2C port interrupt line, CMOS
H11	SCLK	Serial port clock, positive edge sensitive, CMOS
H13	RXFCLK	Clock from BBIC to RFIC during JESD207 mode, Port 2
H14	RXEN	RX hard power off
G12	RXMCLK	Clock from RFIC to BBIC during JESD207 mode, Port 2
G13	RXIQSEL	IQ flag in RXTXIQ mode enable flag in JESD207 mode, Port 2
D14	RESET	Hardware reset, active low, CMOS
D15	IQSEL1_DIR	IQSEL direction control for port 1. If '1' – input, '0' – output.
C14	SDO	Serial port data out, CMOS
C15	DIO_DIR_CTRL	Data direction control for port 1. If '1' – input, '0' – output.
	2	
H16	RXD11	DIQ bus, bit 11, Port 2
H17	RXD8	DIQ bus, bit 8, Port 2
G15	TXNRX1	LimeLight protocol control
G16	RXD10	DIQ bus, bit 10, Port 2
D17	SAEN	Serial port A enable, active low, CMOS
H19	RXD7	DIQ bus, bit 7, Port 2
H20	RXD4	DIQ bus, bit 4, Port 2
G18	RXD9	DIQ bus, bit 9, Port 2
G19	RXD6	DIQ bus, bit 6, Port 2
H22	RXD3	DIQ bus, bit 3, Port 2
H23	RXD2	DIQ bus, bit 2, Port 2
G21	TXNRX2	LimeLight protocol control
G22	RXD5	DIQ bus, bit 5, Port 2 Clock from PEIC to PRIC during HESD207 mode. Port 1
H25	TXMCLK	Clock from RFIC to BBIC during JESD207 mode, Port 1
H26	TXIQSEL RXD0	IQ flag in RXTXIQ mode enable flag in JESD207 mode, Port 1
G24	VVD0	DIQ bus, bit 0, Port 2

G25	RXD1	DIQ bus, bit 1, Port 2
D24	SBEN	Serial port B enable, active low, CMOS
H28	TXFCLK	Clock from BBIC to RFIC during JESD207 mode, Port 1
H29	TXD10	DIQ bus, bit 10, Port 1
G27	TXEN	TX hard power off
G28	TXD11	DIQ bus, bit 11, Port 1
H31	TXD8	DIQ bus, bit 8, Port 1
H32	TXD6	DIQ bus, bit 6, Port 1
G30	TXD9	DIQ bus, bit 9, Port 1
G31	TXD7	DIQ bus, bit 7, Port 1
H35	TXD4	DIQ bus, bit 4, Port 1
G33	TXD5	DIQ bus, bit 5, Port 1
H37	TXD2	DIQ bus, bit 2, Port 1
H38	TXD0	DIQ bus, bit 0, Port 1
G36	TXD3	DIQ bus, bit 3, Port 1
G37	TXD1	DIQ bus, bit 1, Port 1
F10	G_PWR_DWN	
F11	DIO_BUFF_OE	DIO port buffer enable/disable. If '1' – disable, '0' – enable.
C31	SDA	I2C port data line, CMOS
C30	SCL	I2C port clock line, CMOS
D12	RSSI_ADC0	Analog test point
C10	RSSI_ADC1	Analog test point

2 Digital I/O connector pin description

The DIO card can be connected to EVB 7 via Digitail I/O connector J7. Connectr has 44 pins. The pin description showed in the Table .

Table Digital I/O connector pin description

Pin number	Schematic name	Function
1	TXD0	DIQ bus, bit 0, Port 1
2	TXD1	DIQ bus, bit 1, Port 1
3	TXD2	DIQ bus, bit 2, Port 1
4	TXD3	DIQ bus, bit 3, Port 1
5	TXD4	DIQ bus, bit 4, Port 1
6	TXD5	DIQ bus, bit 5, Port 1
7	TXD6	DIQ bus, bit 6, Port 1
8	TXD7	DIQ bus, bit 7, Port 1
9	TXD8	DIQ bus, bit 8, Port 1
10	TXD9	DIQ bus, bit 9, Port 1
11	TXD10	DIQ bus, bit 10, Port 1
12	TXD11	DIQ bus, bit 11, Port 1
13	TXFCLK	Clock from BBIC to RFIC during JESD207 mode, Port 1
14	SyntCLK2	Clock Out, CMOS.
		26 D a a a

15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42	VDIO TXIQSEL TXMCLK TXEN GND GND RXD0 RXD1 RXD2 RXD3 RXD4 RXD5 RXD6 RXD7 RXD8 RXD7 RXD8 RXD11 TXNRX1 SynCLK1 RXFCLK RXIQSEL RXMCLK RXEN TXNRX2 SAEN SCLK SDIO	+3.3V supply IQ flag in RXTXIQ mode enable flag in JESD207 mode, Port 1 Clock from RFIC to BBIC during JESD207 mode, Port 1 TX hard power off GND GND DIQ bus, bit 0, Port 2 DIQ bus, bit 1, Port 2 DIQ bus, bit 2, Port 2 DIQ bus, bit 3, Port 2 DIQ bus, bit 4, Port 2 DIQ bus, bit 5, Port 2 DIQ bus, bit 6, Port 2 DIQ bus, bit 7, Port 2 DIQ bus, bit 8, Port 2 DIQ bus, bit 9, Port 2 DIQ bus, bit 10, Port 2 DIQ bus, bit 10, Port 2 DIQ bus, bit 10, Port 2 LimeLight protocol control Clock Out, CMOS Clock from BBIC to RFIC during JESD207 mode, Port 2 IQ flag in RXTXIQ mode enable flag in JESD207 mode, Port 2 Clock from RFIC to BBIC during JESD207 mode, Port 2 RX hard power off LimeLight protocol control Serial port A enable, active low, CMOS Serial port data in/out, CMOS
43	SDO	Serial port data out, CMOS
		1
44	RESET	Hardware reset, active low, CMOS

16 Hardware options

Version: 2.5

This section describes the configuration options and set up procedures for:

- TCXO's and data clocks distribution
- EVB7 Synchronization
- SPI connection options

The board is shipped with the default mode which means a basic operation using an external digital I/O source via the FMC connector. Various configurations are available depending on the system requirements for development work. The configurations are summarized and the following sections describe the board modifications required to achieve these configurations.

Last modified: 03/04/2015

1 TCXO's Configuration

The LMS7002M device provides a flexible clocking scheme which allows the PLL reference clock and digital interface clock to be independently clocked. In addition, the digital interface clock can be generated internally in LMS7002M.

The EVB7 board is shipped with a 30.72MHz TCXO. In order to meet the demanding specifications of the various standards, Lime Microsystems has worked with Rakon to develop a new part, called E6245LF* that enables the board to meet the required specifications.

The board can accept three different types of TCXO's as described in Table .

Table TCXO Configurations

Tuble 1 en e e e e e e e e e e e e e e e e e				
Size	Reference number	Part Number	Description	
14.7x9.2	XO2	E5405LF	61.44 MHz Crystal oscillator, used in combination with divider /2 (U10) for performance improvements	
7x5 (4pin)	XO1	E5280LF	30.72 MHz crystal shipped with the board as a default	
7x5 (6pin)	XO3	E6245LF	30.72 MHz high performance crystal oscillator.	

When E5280LF is fitted the resistor R144 must also be fitted.

2 EVB7 synchronization

The LMS7002M board provides options to synchronize the on-board TCXO with the base band or test equipment systems. To do that, connect a 10 MHz reference clock generated by the test equipment to EVB7 board X18 SMA connector. Program the on-board PLL via the GUI ADF4002 page. When the board is synchronized the LED (LD2) will be lit.

A board that is synchronized with the test equipment or any other RF device will not have frequency error.

^{*}Please contact Rakon for E6245LF part: info@rakon.co.uk

3 SPI Control Configuration

The LMS7002M SPI interface is controlled from a USB connection by default. The SPI interface can also be controlled from baseband interface connectors J6 and J7. Please note only one SPI master can be connected to the bus at the time.

If the SPI is controlled via the baseband connector J6 do not connect either a USB cable to J5 and do not use J7 connector. This removes any possible bus contention. Please note that NF denotes component is Not Fitted.

Table SPI Control Options

SPI control		
Configuration	DEFAULT MODE USB connector or baseband connector J7	SPI controlled via J6 baseband connector
Description Component	SPI controlled via USB or J7 connector	SPI connected to BB via connector J6 FMC
R91	NF	0R
R92	NF	0R
R93	NF	0R
R94	NF	0R
R95	NF	0R
R96	NF	0R

All of these components are located on the underside of the board.

Note. The USB interface must be left disconnected when the external SPI control is being used to prevent bus contention. Additionally the components R91-R96 should be fitted as listed in Table

4 Baseband Digital Interface Voltage

The default digital interface voltage is 3.3V. It can be adjusted by changing R183 to the values listed in Table .

Table Digital IO Voltage Control

Interface Voltage
1.8V
2.5V
3.3V

5 EVB7 Matching networks

The matching networks that are fitted to EVB7 at manufacture are listed in Table .

Table Default bands matched to EVB7

Connector	Schematic name	Matching network
X1, X42	TX1_A	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun
X2, X43	TX2_A	Broadband from 4.5 – 3000MHz, using TC1-1-13MA+ Balun
X3, X44	LNAL_A	Broadband from 4.5 – 3000MHz, using TC1-1-13MA+ Balun
X4, X45	LNAH_A	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun
X5, X46	LNAW_A	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun
X8, X47	TX1_B	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun
X9, X48	TX2_B	Broadband from 4.5 – 3000MHz, using TC1-1-13MA+ Balun
X10, X49	LNAL_B	Broadband from 4.5 – 3000MHz, using TC1-1-13MA+ Balun
X11, X50	LNAH_B	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun
X12, X51	LNAW_B	Broadband from 10 – 6000MHz, using TCM1-63AX+ Balun

Last modified: 03/04/2015

Detailed Guide to LMS7002M Control Software

17 Control LMS7002M – Software Description

This section describes the Control LMS7002M software GUI and each of the menus, buttons and embedded controls. Most of the pages in the tool corresponds to the top level sections of the SPI programming map, with the exception of the 'Board Setup' and the 'SPI' page.

18 Control LMS7002M – Window Panels.

The "LMS7002M Control" GUI is comprised in three main pieces: GUI control panel, LMS7002M register and EVB7 board configuration panel, and LOG panel. These are shown in Figure .

1 GUI Control panel

GUI Control panel includes menu bar and various control buttons for controlling the software. These will be described in detail in section 19. The GUI control panel is shown in Figure .

2 Configuration panel

Version: 2.5

Configuration panel controls the LMS7002M registers and some evaluation board setup and is shown in Figure .

Last modified: 03/04/2015

41 | Page

Each configuration panel has specific register control on internal LMS7002M blocks. There are 16 different configuration panels for controlling the LMS7002M chip and 2 for controlling other devices on the EVB7. Every control of the panel is described in sections 20 to 37.

GUI Control Panel

LMS7002M Registers and EVB7 Board Configuration Panel

LOG Panel

9		Control LMS7002	_ 🗆 ×
	Active Ch: A	GUI> Chip	R OB/SXT
Soard Setup RFE RBB ADF4002 N Counter Latch CCP Gain: N Counter O	Calculation of R & N Fref, MHz Fvco, MHz: 10 30.72 Fvco (MHz) = Fvco LCM = Fcomp	DO XBUF CLKGEN SXT/SXR LimeLight & PAD TxTSP RxTSP CDS MCU BIST SP Synchronize Configure Clocks	1
			Cle.
Board disconnec	ited	Ven ? Revi ? Maski ?	

42 | P a g e

Figure GUI window diagram



Figure GUI Control Panel window




Figure GUI Configuration Board Setup window

3 Log panel

Log panel section logs all activity executed with the GUI and is shown in Figure.



Figure GUI Log panel

The **Clear** button deletes previously registered activity.

When Log button pressed, the Message Log configuration pop-up, as shown in

43 | P a g e

.




Figure GUI Message Log tab

This allows you to select the type of the information you want to log. The logged messages can be saved into *.txt file.

In the lower left corner of the log tab, the evaluation board version and firmware version is displayed.

19 The Menu Bar

1 The File Menu

In the **File** menu, you can select to start new projects, save current GUI project (saved in *.ini or *.txt format), or open previously saved project. Saved project file contains complete register setup for LMS7002M. These files can be transferred to any other computer or used as a register initialization setup for LMS7002M in baseband.

The .ini format is machine readable only.

The .txt format is human and machine readable.

2 The Option Menu

In the **Options** menu, you can select the COM port to which evaluation board is attached.

3 The Tool Menu

Register Map is accessible from **Tools** menu. When the **Register Map** is selected, new window will pop-up showing current LMS7002M register configuration per each channel, as shown in Figure .

44 | P a g e




Figure GUI Register Map window

4 The Help Menu

The help menu contains one option giving the software version and build date. It also contains the contact details for Lime Microsystems.

5 The Button Menu

The button menu contains 6 buttons controls and 3 other minor controls. The "new", "open", "save" buttons are identical to those in the "File menu" of section 1.

The **RESET** button performs a manual reset on the chip and updates the "LMS7002M Control" software.

To write register configuration from the "LMS7002M Control" software to the chip, press **GUI** Chip button.

To read register configuration from the chip to the "LMS7002M Control" software, press **Chip** GUI button.

6 The Configuring Channel Controls

Configuring Channels window select which channel or PLL is currently controlled. The activated channel is always displayed in a front panel:

If selected **Both**, front panel will display: **Active Ch: SXR&SXT** or **Active Ch: A&B**.

45 | Page

If selected A/SXR, front panel will display: Active Ch: SXR or Active Ch: A.

If selected B/SXT, front panel will display: Active Ch: SXT or Active Ch: B.

The display shows information depending which configuration tab you are currently and which channel is selected.

The SXR option is used for setting the receive synthesizer parameters in the SXT/SXR tab (see section 30). The SXT option is used for setting the transmitter synthesizer parameters in the SXT/SXR tab. The A and B channel to the A and B channels for the TX and RX MIMO channels of the RFE, RBB, TRF, TBB and AFE tabs.

20 Board Setup (Si5351C and ADF4002)

These tabs control two other devices on the EVB7 board.

The ADF4002 is a PLL to lock an external reference (usually 10MHz on X18) with the on board TXCO (usually 30.72MHz or 52.00MHz). This 30.72MHz reference is supplied to the LMS7002M synthesizers. This is normally used to synchronize the measurement equipment with the EVB7 board remove very minor frequency differences typically a few kHz. To synchronize board:

• Press 'Synchronize' button to program the ADF4002, if all is correct the green PLL locked LED (LD2) on the interface board should illuminate. LD2 is located in the upper left hand corner of the interface board.

Make sure that the Fxo value corresponds to the frequency of TCXO.

The Si5351C is a dual PLL for frequency conversion in the 10-100MHz range. It can be used to provide programmable clock signals to external hardware through the external digital interfaces and also to the LMS7002M RX and TX PLL Clocks. This allows the clock rates to be independent of the TXCO frequency. The tab is shown in Figure .




Figure GUI Board Setup tab

By default, the EVB7 is configured to supply LMS7002M RX and TX PLL reference clock pins directly from TCXO. With a simple board modification TX and RX PLL clocks can be supplied directly from the Si5351C clock generator.

Last modified: 03/04/2015

47 | Page

Using this feature:

- Type onboard TCXO frequency to CLKIN Frequency (MHz) window.
- Enable clock channel.
- Enter the desired output frequency.
- Press "Configure Clocks".

The Buffers controls on board buffer directions for the LMS7002M digital interface. As well, LOGIC_RESET pin and CORE_LDO _EN pins are controlled from this window.

Table GUI SPI control description

Parameter	Description
	Buffers
DIO_DIR_CTRL1	On board buffers direction control for Port 1. If selected, Port 1 is receiver.
DIO_DIR_CTRL2	On board buffers direction control for Port 2. If selected, Port 2 is receiver.
DIO_BUFF_OE	If selected, sets onboard buffers to Hi-Impedance state.
IQSEL1_DIR	On board buffers IQSEL pin direction control for Port 1. If selected, Port 1 is receiver.
IQSEL2_DIR	On board buffers IQSEL pin direction control for Port 2. If selected, Port 2 is receiver.
G_PWR_DWN	External enable control signal for the internal LDO's.
DIG_RST	Controls hardware pin logic reset.

21 RFE

RFE tab controls the RX Front End stages, including LNA selection, LNA gain, TIA gain and RX LO cancellation. A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .




Figure GUI RFE tab

Table GUI RFE cont	trol description
Parameter	Description
	Power down controls
LNA_RFE RXFE loopback1 RXFE loopback2	Power control for LNA. Must be deselected in normal operation. Power control signal for RXFE loopback to LNAL from TXRF. Used only for RF loopback. Power control signal for RXFE loopback to LNAW from TXRF. Used only for RF loopback.
RXFE mixer LO buffer	Power control signal for RXFE mixer lo buffer. Must be deselected in normal operation.
RXFE Quadrature LO generator RXFE RSSI RXFE TIA Enable RFE module Direct control	Power control signal for RXFE quadrature LO generator. Must be deselected in normal operation. Power control signal for RXFE RSSI. Enables RSSI readings when powered on. Power control signal for RXFE TIA. Must be deselected in normal operation. Major power down for RXFE modules. All modules will be power down when deselected. Enables direct control of PDs and ENs for RFE. Enabled when selected. Input shorting switches
Input of loopback 1	Enables the input shorting switch at the input of the loopback with LNAL. Should be selected when RXFE Loopback1 is NOT active.
Input of loopback 2	Enables the input shorting switch at the input of the loopback with LNAW. Should be selected when RXFE Loopback2 is NOT active.
Input of LNAL	Enables the input shorting switch at the input of the LNAL. Should be selected when LNAH is NOT active or during very high signal conditions.
Input of LNAW	Enables the input shorting switch at the input of the LNAW. Should be selected when LNAW is NOT active or during very high signal conditions.
T 1 1 1'C'	Reference current
Loopback amplifier TIA 1 st Stage TIA 2 nd Stage	Controls reference current of the RXFE loopback amplifier. Recommended value is 1.8uA. Controls reference current of the RXFE TIA first stage. Recommended value is 2. Controls reference current of the RXFE TIA second stage. Recommended value is 2. Capacitor controls
Compensation TIA	Compensation capacitor for TIA. Recommended value is 15.
Feedback TIA	Feedback capacitor for TIA. Controls the 3dB BW of the TIA. Recommended value is 230. Trim Duty Cycle
I channel	Trims the duty cycle in I channel. Default value set to 8.
Q channel	Trims the duty cycle in I channel. Default value set to 8. Trims the duty cycle in Q channel. Default value set to 8.
Q Chamiei	UNGROUPED
Active path to the RXFE	Selects the active LNA of the RXFE between LNAL, LNAH and LNAW. Default value is no path active.
Decoupling cap at the output of RX mixer	Control the decoupling cap at the output of the RX Mixer. The capacitor range is from 80fF to 2560fF, with step size of 80 fF (32 steps). Default value is 640fF.
Controls cap parallel with the LNA input	Controls the Q of the input LNA matching circuit and provides tradeoff between gain/NF and IIP2/3. The higher the frequency, the lower value should be. Also, the higher value lower the Q. Default value is 6.
Compensation resistor of TIA opamp	Controls the compensation resistors of the TIA operational amplifier. Recommended value is 5.
Sets feedback resistor value	Sets the TIA feedback resistor value. Default vale is 13.
Enable Rx MIMO	Enable MIMO mode when MIMO is selected. If SISO is selected on Channel A is in operation.
	DC
Offset I side	Controls DC offset of the I channel at the output of the TIA by injecting current to the input of the TIA. Control range from 0 to 127. Default value is 0.

Last modified: 03/04/2015

Offset Q side	Controls DC offset of the Q channel at the output of the TIA by injecting current to the input of the TIA. Control range from 0 to 127. Default value is 0.
Mixer LO signal	Controls DC voltage of the mixer LO signal. Control range from 0.44V to 0.621V. Default value is 0.557V.
Enable DCOFFSET block	Enables the DC offset block for the RXFE. Select before calibrating DC offset of the Rx path
	Current Control
LNA output common mode voltage	Controls the LNA output common mode voltage. Control range from 0 to 31. Default value is 2.
LNA Core	Controls the current of the LNA core. Control range from 0uA to 1291.7uA. Default value is 500uA.
	Gain Controls
LNA Loopback	Controls selected LNA gain. Control range from Gmax to Gmax-30. Default value is Gmax. Controls RXFE loopback gain. Control range from Gmax to Gmax-40.Default value is Gmax-40dB.
TIA	Controls TIA Gain. Three gain stages: Gmax, Gmax-3dB and Gmax-12dB. Default value is Gmax.

22 RBB

RBB tab controls the receiver IF stage bandwidth, PGA gain and loopback.




Figure GUI RXBB tab

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in

Table GUI RXBB control description

Parameter	Description
	UNGROUPED
BB loopback to	Enables baseband loopback to high band LPF or low band LPF. Enables loopback when
RxLPF PGA input connected	selected. Default value is disabled. Controls PGA input path. There are a total five different inputs to the PGA:
to	1. LPFL RBB
	2. LPFH_RBB
	3. Bypass LPF
	4. Tx baseband loopback connected to PGA
	5. TXRF peak detector connected to PGA
	Concurrently only one path can be selected as PGA input. Default path is LPFL output
	connected to PGA.
PGA gain	PGA gain control. Control range from -12dB to +19dB. Default value is -1 dB.
PGA Feedback capacitor	PGA feedback capacitor value control. Control range from 0 to 511. Default value is 2.
PGA connected to	Control PGA output switch internally directly to ADC or indirectly via the Analog output
	pads. Default value of PGA output is selected to ADC input.
LPFH block	Power down controls Power down of the LPFH block. Default value block is powered down.
LPFL block	Power down of the LPFL block. Default value block is powered down.
PGA block	Power down of the PGA block. Default value block is powered on
Enable RBB module	Powers down all RBB blocks when not selected. If selected enables power down of separate
	RBB blocks. Default values set to enable.
Direct control	Enable direct control of PDs and ENs. Enabled when selected.
Resistance	RC time constant Controls the absolute value of the resistance of the RC time constant in LPF. Control range
Resistance	from 0 to 31. The higher value selected the wider LPF BW. Default values set to 16.
LPFH capacitance value (rxMode from	Controls the capacitance value of the RC time constant of high band LPF. Control range from 0 to 255. The lower value selected the wider LPF BW. Default values set to 0.
37MHz to 108MHz)	
LPFL capacitance	Controls the capacitance value of the RC time constant of low band LPF. Control range from 0 to 255. The lower value selected the wider LPF BW. Default values set to 0.
value (rxMode from 1.4MHz to 20MHz)	Intended to be controlled together with the TIA to maintain Chebychev response.
1.4WHZ to 20WHZ)	Operational amplifier
LPFH stability	Controls the stability passive compensation of the LPFH operational amplifier. Control
passive	range from 0 to 7. Default values set to 0.
compensation	Controls the stability ressive commensation of the LDEL energical amplifier Control
LPFL stability passive	Controls the stability passive compensation of the LPFL operational amplifier. Control range from 0 to 5. Default values set to 5.
compensation	range from 6 to 5. Detaut values set to 5.
Input stage reference	Controls the reference bias current of the input stage of the operational amplifier used in
bias current	LPF blocks (Low or High). Must increase up to 24 when a strong close blocker is detected
(RBB_LPF)	to maintain the linearity performance. Control range from 0 to 31. Default values set to 12.
Output stage reference bias current	Controls the reference bias current of the output stage of the operational amplifier used in LPF blocks (Low or High). Must increase up to 24 when a strong close blocker is detected
(RBB LPF)	to maintain the linearity performance. Control range from 0 to 31. Default values set to 12.
Output stage	Controls the output stage reference bias current of the operational amplifier used in the PGA
reference bias current	circuit. Must increase up to 12 when a strong close blocker is detected or when operating at
(PGA)	the high band frequencies to maintain the linearity performance. Control range from 0 to 31. Default values set to 6.
Input stage reference	Controls the input stage reference bias current of the operational amplifier used in the PGA
bias current (PGA)	circuit. Must increase up to 12 when a strong close blocker is detected or when operating at the high band frequencies to maintain the linearity performance. Control range from 0 to 31.

Last modified: 03/04/2015

Default values set to 6.

PGA stability passive compensation

Controls the stability passive compensation of the PGA operational amplifier. Control range from 0 to 31. Default values set to 24.

23 TRF

The TRF page contains the Tx front end amplifier gain controls, Tx outputs paths selection controls and all transmit block power down controls.




Figure GUI TRF page

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI TRF control description

Table GOT TKF Control description			
Parameter	Description		
UNGROUPED			
EN_LOWBWLOMX_TMX_TR	Controls the high pass pole frequency of the mixer switches. Selection between		
F	low band and high band. Default is high band selection.		
Enable Tx MIMO mode	Enables MIMO mode. Default is set to SISO mode.		
TXPAD power detector preamplifier gain	Controls TXPAD power detector gain. Default gain is set to 25dB.		
Switched capacitor at TXPAD output	Controls TXPAD output capacitor used for fine tuning. Control range from 0 to 7. Default is set to 3.		
Loss of the loopback path at the TX side	Controls Tx loopback path gain. Default gain is set to -24 dB.		
TXPAD linearizing part gain	Controls TXPAD linearization gain. Control range from 0 to 31. Default is set to 0.		
TXPAD gain and output power	Controls the gain of TXPAD. Control range from 0 to 31. Default is set to 0 (Max gain).		

Bias voltage at gate of TXPAD cascade	Controls the bias voltage at the gate of TXPAD cascade. Control range from 0 to 31. Default is set to 0.
Bias at gate of mixer NMOS	Controls the bias at the gate of the mixer NMOS switch. Control range from 0
Dias at gate of mixer raises	to 31. Default is set to 28.
Bias at gate of mixer PMOS	Controls the bias at the gate of the mixer PMOS switch. Control range from 0
	to 31. Default is set to 16.
TXFE output selection	Enables TXFE, Band 1 or Band 2 output. Band 1 enabled by default.
Enable TXPAD loopback path	Enables the TXPAD loopback path. Disabled by default.
	Power detector
Resistive load	Controls power detector dynamic range by selecting resistive load. Default is set to $5K\ 1.25K$.
	Bias current
Linearization section	Control the bias current of the linearization section of the TXPAD. Control range from 0 to 31. Default is set to 12.
Main gm section	Control the bias current of the TXPAD. Control range from 0 to 31. Default is set to 12.
	Power down controls
Power detector	Enables power detector when deselected. By default power detector is powered down.
TX LO buffers	Enables TX LO buffer. By default TX LO is enabled.
TXPAD	Enables TXPAD block. By default TXPAD is enabled
Enable TRF modules	Power down all TFE blocks when deselected. By default TRF blocks enabled.
Direct Control	Enable direct control of PDs and ENs. Enabled if selected.
	TXPAD cascade transistor gate bias
VDD	TXPAD cascade transistor gate bias is referred to VDD – connect to VDD to
	operate.
GNDS	TXPAD cascade transistor gate bias is referred to GND.
T 1 1	Trim duty cycle
I channel	Trims the duty cycle in I channel. Default value set to 8.
Q channel	Trims the duty cycle in Q channel. Default value set to 8.

Version: 2.5

Last modified: 03/04/2015

24 TBB

The TBB page controls TX IF gain settings, low-LPF and high-LPF filter bandwidths and various loopback options.




Figure GUI TBB page

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI TBB control description

Parameter	Description	
	UNGROUPED	
Tx BB Loopback	Controls the Tx BB loopback path. By default loopback is disconnected.	
Frontend gain	Tx baseband stage gain control. Control range from 0 to 63. Default is set to 24.	
Reference bias current of IAMP main bias current source	This controls the reference bias current of the IAMP main bias current sources. Control range from 0 to 31. Default is set to 12.	
Reference bias current of IAMP cascode transistors gate voltage	This controls the reference bias current of the IAMP's cascode transistors gate voltages that set the IAMP's input voltage level. Control range from 0 to 31. Default is set to 12.	
Enable Tx IQ analog input	Controls Tx analog inputs path. By default disabled.	
Bypass LPF ladder of TBB	Controls TBB LPF ladder bypass mode.	
Operational amplifier		
Output stage bias current low band real	This controls the operational amplifier's output stage bias current. Control range from 0 to 31. Default is set to 12.	

pole filter Input stage bias current low band real pole filter	This controls the operational amplifier's input stage bias current. Control range from 0 to 31. Default is set to 12
Input stage bias reference current of high band low pass filter	This controls the operational amplifiers input stage bias reference current of the high band filter. Control range from 0 to 31. Default is set to 2.
Output stage bias reference current of high band low pass filter	This controls the operational amplifiers output stage bias reference current of the high band filter. Control range from 0 to 31. Default is set to 12.
Output stage bias reference for low band ladder filter	This controls the operational amplifiers' output stages bias reference current of the low band filter. Control range from 0 to 31. Default is set to 12.
Input stage bias reference for low band ladder filter	This controls the operational amplifiers' input stages bias reference current of the low band filter. Control range from 0 to 31. Default is set to 12.
	Power down controls
LPFHTBB biquad LPFIAMP front-end current amp	Enables LPFH filter when deselected. By default filter is powered down. Enables LPF current amplifier when deselected. By default current amplifier is enabled.
LPFLADTBB low pass ladder filter	Enables LPF ladder when deselected. By default current amplifier is enabled.
LPFS5TBB low pass real-pole filter	Enables LPF real-pole filter when deselected. By default real-pole filter is enabled.
Turn off all of TBBTOP	Enables TBB blocks once selected. By default TBB blocks are enabled.
Enable direct control of PDs and ENs	Enables direct control of PDs and ENs for TBB. Enabled when selected.
	Resistor banks
LPFH equivalent resistance stage	Control LPFH bandwidth. Control range from 0 to 255. The higher number the higher bandwidth. Default setting is 0.
LPFLAD equivalent resistance stage Common control	Control LPFL bandwidth. Control range from 0 to 255. The higher number the higher bandwidth. Default setting is 193. A common control signal for all the capacitor banks of TBB filters. Control range from 0 to
signal for all LPFS5 equivalent	31. Default register value set to 8. This controls the value of the equivalent resistance of the resistor banks of the real pole
resistance stage	filter stage. Control range from 0 to 255. Default register value set to 76.

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

Last modified: 03/04/2015

25 AFE

The AFE page controls the TX and RX analog front-end interface to the digital section.




Figure GUI AFE tab

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI AFE control description

Version: 2.5

Parameter	Description	
	AFE	
Peak current of DAC	Controls the peak current of the DAC output current. By default DAC peak current set to 325uA.	
MUX input of ADC ch 1.	Controls the MUX at the input of the ADC channel 1. By default MUX set to PGA output.	
MUX input of ADC ch 2.	Controls the MUX at the input of the ADC channel 2. By default MUX set to PGA output.	
Time interleave two analogue signals into one ADC	Default register set to Two ADC's	
Power down controls		
AFE current mirror in BIASTOP ADC ch. 1 ADC ch. 2 DAC ch. 1 DAC ch. 2 Enable AFE module	Enabled AFE current mirror in BIAS_TOP when deselected. Default current mirror is enabled. Enable control of ADC of channel 1. Enabled when not selected. Enabled by default. Enable control of ADC of channel 2. Enabled when not selected. Enabled by default. Enable control of DAC of channel 1. Enabled when not selected. Enabled by default. Enable control of DAC of channel 2. Enabled when not selected. Enabled by default. Enabled AFE blocks when selected. By default AFE is enabled.	

Last modified: 03/04/2015

26 BIAS

The BIAS page controls the LMS7002M bias settings.




Figure GUI BIAS tab

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI BIAS control description

Table GUI BIAS con	1	
Parameter	Description	
	Power down controls	
Fix /RP block Fix	Enable signal for Fix/RP block when not selected. Default register setting is set to enabled. Enable signal for Fix block when not selected. Default register setting is set to enabled.	
PTAT/RP block	Enable signal for PTAT/RP block when not selected. Default register setting is set to enabled.	
PTAT	Enable signal for PTAT block when not selected. Default register setting is set to enabled.	
Enable central bias block	Enable signal for central bias block. Default register setting is set to enabled.	
Power down all block	Enables BIAS block when selected. By default BIAS block is enabled.	
BIAS		
BIASTOP test mode RP_CALIB_bias	Controls the test mode of the BIAS_TOP. No test mode selected by default. Control bias current calibration code. Control range from 0 to 31. Default setting is 0. This is used to set the voltage across current reference resistor R12 to 600mV – typically code 7. The "calibrate" button automatically sets this.	

Last modified: 03/04/2015

27 LDO

This tab controls the internal LDO modules. These LDO's are used when the LMS7002M chip analog blocks supplied by single 1.8V supply. Pictures of the tab is shown in Figure and Figure

Sontrol LMS7002 - Connected to Board on COM2 | Device: EVB7_v2 FW: 0 Protocol: 0 Configuring Channel New Open Save Active Ch: A GUI --> Chip Chip --> GUI Reset ■ Both

A/SXR

B/SXT Board Setup RFE RBB TRF TBB AFE BIAS LDO XBUF CLKGEN SXT/SXR LimeLight & PAD TxTSP RxTSP CDS MCU BIST SPI Bypass & Bias & Noise filter Voltage Short noise filter resisto

SPDUP_LOD_TB8

SPDUP_LOD_TB1

SPDUP_LOD_TA12

SPDUP_LOD_TLOB

SPDUP_LOD_TLOB

SPDUP_LOD_TSBIF

SPDUP_LOD_TSBIF

SPDUP_LOD_DISSR

SPDUP_LOD_DISSR ☑ Enable LDO digital module ☑ Enable LDO analog module CLKGEN EN_LDO_DIVGN EN_LDO_MXRFE
EN_LDO_LNA14
EN_LDO_LNA12
EN_LDO_TIA14 EN_LDO_DIGGN
EN_LDO_CPGN
EN_LDO_VCOGN SX TX SX RX EN_LDO_DIVSXT
EN_LDO_DIGSXT
EN_LDO_CPSXT
EN_LDO_VCOSXT EN_LDO_DIVSXR
EN_LDO_DIGSXR
EN_LDO_CPSXR
EN_LDO_VCOSXR Digital Blocks XBUF EN_LDO_TXBUF PD_LDO_DIGIp1 AFE EN_LDO_AFE PD_LDO_SPIBUR EN_LDO_TBB EN_LDO_RBB Ry RE+ Ry RRR Ty RE EN_LDO_TPAD EN_LDO_TIA12 EN LDO DIG [11:09:14] CSW_VCO selected 32 [11:09:14] VCO tuning SXT/SXR finished Clear Log Ver: 7 Rev: 1 Mask: 0 Device: EVB7_v2 FW: 0 Protocol: 0

Figure GUI LDO Power downs & Bias & Noise filter tab

Each 1.25V and 1.4V supply pins have internal regulators controlled via SPI interface. The LDO 'Power downs & Bias & Noise filter' tab (figure above) divided in separate sections:

- Power control
- Short noise filter resistor.
- Bias

In **Power control** section is the SPI controls are in groups related to their function. These controls enable the LDO for the particular block.

Short noise filter resistor bypasses noise filtering resistor. By default enabled.

Bias section enables the load dependent bias to optimize the load regulation for each LDO. This option reduces the LDO response, but increase total current consumption. Recommend to set to constant bias (not selected).

In the 'Voltage' tab the voltage level of the each internal LDO can be adjusted (figure below).

58 | Page




Figure GUI LDO Voltages tab

28 XBUF

XBUF page controls the TX and RX PLL clock pin input configurations to provide a reference frequency for SXT and SXR respectively. The CLKGEN PLL uses the SXR Clock.




Figure GUI XBUF tab

A picture of the tab is shown in Figure . A description of each function available in this tab is in Table .

59 | Page

Table GUI XBUF control description

Parameter	Description	
	UNGRPUPED	
Rx Enable biasing the input's DC voltage	Receiver clock input self-biasing digital control. By default disabled. For use with AC coupled input.	
Tx Enable biasing the input's DC voltage	Transmitter clock input self-biasing digital control. By default disabled. For use with AC coupled input.	
Shorts the input 3.3V buffer in XBUF RX	Shorts the Input of 3.3V buffer in XBUF. By default disabled	
Shorts the input 3.3V buffer in XBUF TX	Shorts the Input of 3.3V buffer in XBUF. By default disabled	
EN_OUT2_XBUF_TX	Enables the 2nd output of TX XBUF. By default buffer is disabled. This control is intended to internally rout TX PLL CLK to SXT and SXR by an internal path.	
EN_TBUFIN_XBUF_RX	Disables the input from the external XO. By default buffer is disabled. This control is intended to internally rout TX PLL CLK to SXT and SXR by an internal path.	
Power down controls		
Power down Rx	Power down control of the Rx XBUF. Not powered down by default.	
Power down Tx	Power down control of the Tx XBUF. Not powered down by default.	
Enable XBUF module	Power down complete XBUF block. Enabled by default.	

29 CLKGEN

Version: 2.5

The block diagram of the CGEN module (internal clock generator) is shown. The table in this chapter describes the control registers of the CGEN module.




Figure GUI CLKGEN tab

The internal LMS7002N CLKGEN generates clock for ADC's, DAC's and TSP modules. To program the CLKGEN for wanted frequency follow the step below:

Last modified: 03/04/2015

60 | P a g e

- 1. Type the wanted frequency in CLK_H (MHz) window (default frequency is 61.44 MHz)
- 2. Press 'Calculate' followed by 'Tune'

After this procedure the digital block core will be supplied by wanted frequency. All other register are preset so no need to change.

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI CLKGEN control description

Parameter	Description		
	UNGROUPED		
Bypass noise filter resistor	Bypasses the noise filter resistor for fast settling time. Disabled by default.		
Enable coarse tuning block	Enable signal for coarse tuning block. Disabled by default.		
Enable SDM clock Reverse SDM clock	Enables SDM clock. Used in INT-N mode or for noise testing. Enabled by default. Invert the SDM clock. By default not inverted.		
Connection to FCLK ADC	Selects if F_CLKH or F_CLKL is connected to FCLK_ADC. By default FCLK_ADC connected to F_CLKH and FCLK_DAC to F_CLKL.		
Test mode of SX	Controls the test mode of the SX. Available test modes:		
	0: TST disabled. By default test mode disabled. 1: tstdo[0]=CLKH1 & tstdo[1]=CLKH2		
	2: tstdo[0]=CLK_SDM & tstdo[1]=DIV_CLK 2: tstao=vco vtune through a 50Kohm resistor		
	3: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK		
	3: tstao=vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN		
Invert DAC F CLK	Inverts the clock F CLKL for TX TSP. By default is not inverted.		
REVPH_PFD_CGEN	Inverts the pulses of PFD. It can be used to reverse the polarity of the PLL loop. By default pulse is not inverted.		
Pulse used in start-up to reset	Enables pulse to reset the CLKGEN. By default set to normal operation.		
Enable INTEGER-N mode	Enables INTEGER-N mode of the synthesizer. By default disabled.		
Enable SDM_TSTO outputs	Enables the buffer for SDM_TSTO test outputs. Is not enabled by default.		
Enable dithering in SDM	Enabled dithering. Disabled by default.		
Invert ADC F_CLK Output for SDM	Inverts the clock F_CLKL for RX TSP. By default is not inverted. Selects between the feedback divider output and Fref for SDM. By default feedback divider is selected.		
Power down controls			
Charge pump	Power down control for charge pump of the CGEN block. Enabled (deselected) by default.		
Frequency divider	Power down control for forward frequency divider of the CGEN block. Enabled (deselected) by default.		
VCO	Power down control for VCO of the CGEN block. Enabled (deselected) by default.		
Enables CLKGEN module	Power down control of the CGEN block. Enabled (selected) by default.		
Feedback frequency	Power down control for feedback divider of the CGEN block. Enabled (deselected)		

Last modified: 03/04/2015

LMS7002M Quick Starter Manual for EVB7 kit

divider SDM VCO comparator	by default. Power down control for SDM of the CGEN block. Enabled (deselected) by default. Power down control for VCO comparators of the CGEN block. Enabled (deselected) by default.		
	VCO		
CSW_VCO_CGEN	Coarse control of VCO frequency, 0 for lowest frequency and 255 for highest, by 1 step. By default set to 128.		
Scales VCO bias current	Scales the VCO bias current from 0 to 2.5xInom. Control range from 0 to 31. Default value 16.		
PLL filter			
CP2	Controls the value of CP2 (cap from CP output to GND) in the PLL loop filter. Control range from 0 to 5688fF. Default value 2275.2 fF.		
CP3	Controls the value of CP3 (cap from CP output to GND) in the PLL loop filter. Control range from 0 to 3720fF. Default value 1736.00 fF.		
CZ	Controls the value of CP3 in the PLL loop filter. Control range from 0 to 43800fF. Default value 321200.00 fF.		
Charge pump			
Scales offset current	Scales the offset current of the charge pump, from 0 to 63. This current is used in Fran-N mode to create an offset in the CP response and avoid the non-linear section. Default value is set to 20.		
Scales pulse current	Scales the pulse current of the charge pump, from 0 to 63. Default value is set to 20.		

30 SXT/SXR

This tab controls the SXT and SXR modules. The table in this chapter describes the control registers of SXT and SXR modules.




Figure GUI SXT/SXR tab

Most of the SXT/SXR registers are preset to for normal (FDD) operation. To configure Tx/Rx LO to wanted frequency, do the following:

- 1. Select the **A/SXR** (receiver PLL) or **B/SXT** (transmitter PLL) in configuration channels window accordingly which PLL frequency you want to control.
- 2. Enable **VCO** (deselect).
- 3. Type the wanted frequency in **Frequency**, **GHz** box. In this case 1950MHz.
- 4. Press Calculate followed by Tune.

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

Table GUI SXT/SXR control description

Version: 2.5

-	±
Parameter	Description
	Division ration
Trim duty cycle of DIV2 LOCH	Trims the duty cycle of DIV2 LOCH. Only works when forward divider is dividing by at least 2 (excluding quadrature block division). If in bypass mode, this does not work. By default set to 3.
Trim duty cycle of DIV4 LOCH	Trims the duty cycle of DIV4 LOCH. Only works when forward divider is dividing by at least 4 (excluding quadrature block division). If in bypass mode, this does not work. By default set to 3.
LOCH_DIV division ration	Controls the division ratio in the LOCH_DIV. By default set to 2.

Last modified: 03/04/2015

63 | Page

Feedback divider block LO buffer from SXT to SXR Charge pump Froward frequency divider and divider chain of LO chain SDM VCO comparator VCO Enable SXR/SXT module Drivert control Active VCO Selects the active VCO. It is set by SX_SWC calibration. By default set to 255. Reset SX Reset		
Do buffer from SXT to SXR. Controlled for SXT only. To be sXR SXR	Earling ladie (1	Power down controls Final Land D. L. Godhaeld divides D. L. defoult in enabled
SXR Charge pump Proward frequency divider and divider chain of I.O chain SDM VCO comparator VCO comparator VCO comparator VCO comparator Divect control SXR/SXT module Direct control SCO Selects the active VCO. It is set by SX_SWC calibration. By default Set control VCO LDO output voltage Scales VCO bias current Scales VCO bias current SCO Selects the active VCO. It is set by SX_SWC calibration. By default SCO. Selects the active VCO bias current SCO Selects the active VCO. It is set by SX_SWC calibration. By default Set of SX_SOM_SCO. Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active VCO bias current from 0 to 2.5x. In which selected. WCO Selects the active vCO bias current from 0 to 2.5x. In which selected. WCO Selects the active vCO bias current from 0 to 2.5x. In which		
Charge pump Froward frequency divider and divider chain of LO chain SDM VCO comparator VCO Enable SXR/SXT module Direct control Enabled control of PD and EN. Enabled if selected. VCO VCO LDO output voltage Scales VCO bias current Scales VCO bias current Scales VCO bias current Scales VCO bias current Enable Control steet by SXR/SXR controls Reset SX Re		
Froward frequency divider and divider chain of LO chain SDM SDM Power down control for SDM block. By default is enabled. Power down control for VCO comparator block. By default is enabled. Power down control for VCO block. By default is enabled. Power down control for VCO block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default is disabled. Power down control for SDM block. By default on the start-up to reset. By default to 255. By default in the start-up to reset. By default disabled. Power down control for SDM block. By default in the start-up to reset. By default disabled. Power down control for SDM block. By default in the start-up to reset. By default disabled. Power down control for SDM block. By default in the start-up to reset. By default enabled. Brables INTEGER-N mode of the SX. By default In the STM gedback and the start-up to reset. By default enabled. Power down control for SDM block. By default enabled. By default enabled. Power down control for SDM block. By default enabled. Power down control for SDM block. By default enabled. Power down control for ST/SX block. By default enabled. Power down control for ST/SX block. By default enabled. Power down control for ST/SX block. By default enabled. Power down control for ST/SX b		
divider and divider chain of 1.0 chain SDM VCO comparator VCO Power down control for SDM block. By default is enabled. Power down control for VCO emparator block. By default is enabled. Power down control for SXT/SXR block. By default is enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Enabled control of PD and EN. Enabled if selected. **CO** **CO** **Sclects the active VCO. It is set by SX_SWC calibration. By default VCOH selected. **CO** **Sclects the active VCO LDO output voltage. Control range from 0 to 255. By default set to 255. **SXT/SXR controls** **Reset SX** Reset SX** Reset SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enables the output current limitation in the VCO regulator. By default enabled. Enables the SDM_TSTO outputs for SXR testing purposes. By default is disabled. Inverts DSM clock. Reverse DSM clock Reverse DSM clock Reverse DSM clock Enables SDM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default be clock is not inverted. Enables SDM_TSTO outputs for testing purposes. By default the speed up is not enabled. Enables signal for coarse tuning block. Enables signal for coarse tuning block. Enables signal for coarse tuning block. Ena		
of LO chain SDM Power down control for SDM block. By default is enabled. VCO comparator VCO Power down control for VCO comparator block. By default is enabled. Power down control for VCO block. By default is disabled. Power down control for SXT/SXR block. By default is disabled. Power down control for SXT/SXR block. By default is disabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default control range from 0 to 255. By default set to 255. Scales the VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enable INTEGR_N mode of the SX. By default SX is set to Frac-N mode. mode Enable INTEGR_N mode of the SX. By default SX is set to Frac-N mode. mode Enable SDM_TSTO_SXR outputs Reverse DMB clock Reverse pulses of PFD Inverts DSM clock By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enables SDM_TSTO outputs for testing purposes. By default the speed up is not enabled. Enables signal for coarse tuning block. Enables signal for coarse tuning block. Enables bignal for coarse tuning block. Enables signal for coarse tuning block. Enables additional DIV2 prescaler in the SX feedback divider works up to 5.5GHz. For FVCO-5		
Power down control for SDM block. By default is enabled.		Chain. By default is chaoled.
VCO comparator VCO omparator VCO omparator VCO omparator VCO polock. By default is disabled. Power down control for VCO block. By default is disabled. Power down control for SXT/SXR block. By default is disabled. Power down control for SXT/SXR block. By default is disabled. Power down control for SXT/SXR block. By default is disabled. Enabled control of PD and EN. Enabled if selected. VCO Active VCO Active VCO Active VCO CollDO output voltage Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Scales VCO bias current from 0 to 2.5xlnom. Control range from 0 to 255. By default Sc		Power down control for SDM block. By default is enabled
Power down control for VCO block. By default is disabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Power down control for SXT/SXR block. By default enabled. Enabled control of PD and EN. Enabled if selected. VCO Active VCO Active VCO Selects the active VCO. It is set by SX_SWC calibration. By default VCOH selected. Controls VCO LDO output voltage. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Reset SX Reset SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enables in NTEGE. No mode of the SX. By default SX is set to Frac-N mode. Enables INTEGE. No mode of the SX. By default SX is set to Frac-N mode. Enables the SDM_TSTO outputs for SXR testing purposes. By default is disabled. Bypass noise filter resistor Enable SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables spal dithering in SDM. Disabled by default. Enables additional DIV2 prescaler Enable dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vo		
Enable SXR/SXT module		
Active VCO Active VCO Sclects the active VCO. It is set by SX_SWC calibration. By default VCOH selected. Controls VCO LDO output voltage Scales VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. Reset SX Reset SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enable current limit Enable INTEGR_N mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable sDM_TSTO Enable sDM clock Enable SDM_TSTO Outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Feedback divider for SDM Selects the active VCO. It is set by SX_SWC calibration. By default vero 255. By default set to 255. By default can be used in the start-up to reset. By default enabled. Inverts DSM clock. By default current limitation in the VCO regulator. By default is disabled. Inverts DSM clock. By default clock is not inverted. Inverts DSM clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Enable sDM_TSTO outputs Enable sDM_TSTO outputs Enable sDM_TSTO outputs Fersilon in the VCO regulator. By default the speed up is not enabled. Enable spm clock Enables sDM_TSTO outputs Enable dithering in SDM. Disabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Controls the test mode of the SX. Available test modes: O'TST disabled. By defaul	Enable SXR/SXT	
Active VCO Active VCO Selects the active VCO. It is set by SX_SWC calibration. By default VCOH selected. VCO LDO output Voltage Scales VCO bias current 185. Scales the VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Bypass SX LDO Enable current limit Enables thr output current limitation in the VCO regulator. By default enabled. Enables the output current limitation in the VCO regulator. By default sidesabled. Enables INTEGE_N mode Enable Enables SDM_ISTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_clock Enable SDM clock Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable signal for coarse tuning block. Enable SDM_TSTO outputs Enable additional DIV2 prescaler Bypass en dithering in SDM Enable additional DIV2 prescaler is not enabled. Controls the bypass signal for the SX LDO. By default the speed up is not enabled dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=PIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] veo_vtune through a 50Kohm resistor 5: tstdo[0]=PIPD UP & tstdo[1]=PIPD DN Feedback divider output and Fref. By default feedback divider output and Fref. By default	module	
Active VCO VCO LDO output voltage voltage scales VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enables INTEGR_N mode Enable INTEGR_N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Inverts DSM clock Reverse pulses of PFD Bypass noise filter resistor Enable sDM_TSTO outputs for SXR testing purposes. By default is disabled. Bypass noise filter resistor Enables DDM_ISTO outputs for fast settling time. By default the speed up is not enabled. Enable signal for coarse tuning block. Enables SDM_TSTO outputs for testing purposes. By default the speed up is not enabled. Enables SDM_TSTO outputs for testing purposes. By default is disabled. Enables SDM_TSTO outputs for fast settling time. By default the speed up is not enabled. Enables SDM_TSTO outputs for testing purposes. By default is disabled. Enables spale dithering in SDM Enable dithering in SDM Enable dithering in SDM tenable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=PFD DN Feedback divider for SSM clock input between the feedback divider output and Fref. By default feedback divider output and Fref. By default feedback divider output and Fref. By default	Direct control	
VCO LDO output voltage Scales VCO bias current to 185. Scales VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 185. Scales VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enable current limit Enable INTEGR_N mode Enables the output current limitation in the VCO regulator. By default enabled. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Inverts DSM clock Brables of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable SDM clock Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables SDM_TSTO outputs for testing purposes. By default the speed up is not enabled. Enables SDM_TSTO outputs for testing purposes. By default is disabled. Enables sDM_TSTO outputs for testing purposes. By default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables dithering in SDM. Enables dithering in SDM. Disabled by default. Enables diditional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO-5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstd(0)=REFCLK & tstd(1)=PDV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Se		
Voltage Scales VCO bias current Scales VCO bias current Scales VCO bias current Scales to VCO bias current from 0 to 2.5xInom. Control range from 0 to 255. By default set to 255. SXT/SXR controls Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enables INTEGR_N mode Enable INTEGR_N mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_Clock Enables SDM_Clock. Enables SDM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypasse noise filter resistor Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable dithering in SDM Enables diditional DIV2 prescaler Test mode of SX Test mode of SX Controls the extended of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: stdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD DW Enedback divider output is selected.		
Scales VCO bias current default set to 255. By default set to 255. By default set to 255. Reset SX Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enables INTEGR_N mode Enables the output current limitation in the VCO regulator. By default enabled. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Inverts DSM clock. By default clock is not inverted. Inverts DSM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable SDM_TSTO Outputs Enable SDM_TSTO Outputs Enable dithering in SDM Enable dithering in SDM Enable dithering in SDM Enables daditional DIV2 prescaler Test mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: stado[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstado[0] voc_vtune through a 500kohm resistor 5: tstdo[0]=PFD DR Selects SDM clock injut between the feedback divider output and Fref. By default feedback divider output is selected.		
Reset SX Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enable current limit Enable INTEGR_N mode Enable Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_Clock Enable SDM_Clock Enable SDM_Clock Enable SDM_TSTO outputs Enable SDM_Clock Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable dithering in SDM Test mode of SX Test mode of SX Estato[0] vco_vtune through a 10Kohm resistor Stato[0] PFD DDN Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
Reset SX Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Bypass SX LDO Enable current limit Enable INTEGR_N mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_TSTO outputs for SXR testing purposes. By default is disabled. Bypass noise filter resistor Enable SDM_TSTO outputs for SXR testing purposes. By default is not inverted. Bypass noise filter resistor Enable SDM_TSTO outputs for SXR testing purposes. By default is not enabled. Enable spm clock in Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable SDM clock Enables SDM_TSTO outputs for fast settling time. By default the speed up is not enabled. Enable SDM_TSTO outputs Enable dithering in SDM Enable dithering in SDM Enable dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler Enables diditional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstao[0] PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	Scales VCO bias current	
Resets SX when enabled. A pulse should be used in the start-up to reset. By default disabled. Bypass SX LDO Enable current limit Enable INTEGR_N mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_TSTO outputs for SXR testing purposes. By default is disabled. Bypass noise filter resistor Enable SDM_TSTO outputs for fast settling time. By default the speed up is not enabled signal for coarse tuning block. Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable SDM clock Enable SDM clock Enable SDM_TSTO outputs Enable signal for coarse tuning block. Enables SDM_TSTO outputs for testing purposes. By default is disabled. Enable signal for coarse tuning block. Enables SDM clock in INT-N mode or for noise destining. Enabled by default. Enables dithering in SDM Enable dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is not enabled. Test mode of SX Controls the test mode of the SX. Available test modes: 0. TST disabled. By default test mode disabled. 1. tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2. tstao[0] vco_vtune through a 10Kohm resistor 4. tstao[0] vco_vtune through a 10Kohm resistor 5. tstdo[0]=PFD DP & tstdo[1]=PFD DN Feedback divider output is selected.		
disabled. Controls the bypass signal for the SX LDO. By default LDO is bypassed. Enable current limit Enable INTEGR_N mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_TSTO Enable SDM_TSTO Outputs Enable additional DIV2 prescaler Enable dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Controls the bypass signal for the SX LDO. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables the SDM_TSTO outputs for SXR testing purposes. By default is disabled. Enables signal for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the output current limitation in the VCO regulator. By default the speed up is not inverted. Bypass noise filter resistor for fast settling time. By default the speed up is not enabled. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables sDM_TSTO outputs for testing purposes. By default is disabled. Enables ddithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0] =REFCLK & tstdo[1] =DIV_CLK & tstdo[2] =CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0] =PFD UP & tstdo[1] =PFD DN Selects SDM clock input between the feedback divider output and Fref. By default	Reset SX	
Bypass SX LDO Enable current limit Enable INTEGR_N mode Enables the output current limitation in the VCO regulator. By default enabled. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_Clock Enable SDM clock Enables spand for coarse tuning block. Enables spand for coarse tuning block. Enables spand for coarse tuning block. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enable dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
Enable current limit Enable INTEGR_N mode Enable Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. Enables SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable Coarse tuning Enable SDM_Clock Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Enables additional DIV2 prescaler Test mode of SX Enables SDM Controls the test mode of the SX. Available test modes: 0. TST disabled. Enable sthe output current limitation in the VCO regulator. By default so disabled. Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode. mode Enables SDM_Clock. Inverts DSM clock. By default clock is not inverted. Inverts DSM clock. By default clock is not inverted. Bypasses the noise filter resistor for fast settling time. By default the speed up is not enabled. Enables SDM_Clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. 1. tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2. tstao[0] voo_vtune through a 50Kohm resistor 4. tstao[0] voo_vtune through a 50Kohm resistor 5. tstdo[1]=PFD DN Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	Bypass SX LDO	
mode Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_TSTO outputs Enable signal for coarse tuning block. Enable SDM_TSTO outputs Enable SDM_TSTO outputs Enable dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Enable of SX Enable SDM TSTO Selects SDM clock Enable SDM TSTO Outputs Enable dithering in SDM Enable dithering in SDM Selects SDM clock Test mode of SX Enable SDM TSTO Outputs Enable dithering in SDM Selects SDM clock Test mode of SX Enable dithering in SDM Selects SDM clock Test mode of SX Enable SDM_TSTO Outputs Enabled dithering in SDM. Disabled by default. Enables additional DIV2 Disabled by default. Enables add		Enables the output current limitation in the VCO regulator. By default enabled.
Enable SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable SDM_TSTO Enable coarse tuning Enable SDM_TSTO Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Feedback divider for SDM Feedback divider for SDM Feedback divider for SDM Feedback divider for SDM Feedback divider of pulses of PFD Up & tstdo[1]=PFD DN Feedback divider output is default is disabled. Inverts DSM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Inverts DSM clock. It can be used to reverse the polarity of the PLL loop. By default the speed up is not enabled. Enables of PFD block. It can be used to reverse the polarity of the PLL loop. By default the speed up is not enabled. Enables spand for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enables spand for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Selects SDM clock input between the feedback divider output and Fref. By default	Enable INTEGR_N	Enables INTEGER-N mode of the SX. By default SX is set to Frac-N mode.
SDM_TSTO_SXR outputs Reverse SDM clock Reverse pulses of PFD Bypass noise filter resistor Enable coarse tuning Enable SDM_Clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Test mode of SX Feedback divider for SDM Feedback divider for SDM Inverts DSM clock. By default clock is not inverted. Inverts DSM clock. By default clock is not inverted. Inverts DSM clock. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Bypasses the noise filter resistor for fast settling time. By default the speed up is not enabled. Enable signal for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enabled dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Selects SDM clock input between the feedback divider output and Fref. By default		
outputs Reverse SDM clock Reverse pulses of PFD Inverts DSM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enable SDM clock Enable SDM TSTO outputs Enable dithering in SDM Enable dithering in SDM Enable additional DIV2 prescaler Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Test mode of SX Inverts DSM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the speed up is not enabled. Enables signal for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enabled dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		Enables the SDM_TSTO outputs for SXR testing purposes. By default is disabled.
Reverse SDM clock Reverse pulses of PFD Inverts DSM clock. By default clock is not inverted. Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enable SDM clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Enable dithering in SDM Enable additional DIV2 prescaler Enable dithering in SDM Enable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is not enabled. Test mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
Reverse pulses of PFD Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Enable of SX Inverts the pulses of PFD block. It can be used to reverse the polarity of the PLL loop. By default the clock is not inverted. Bypasses the noise filter resistor for fast settling time. By default the speed up is not enabled. Enable signal for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enable dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD DP Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		Inverte DSM aloak By default aloak is not inverted
Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Bypasses the noise filter resistor for fast settling time. By default the speed up is not enabled. Enable signal for coarse tuning block. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enable dithering in SDM Enable additional DIV2 prescaler Enabled dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
Bypass noise filter resistor Enable coarse tuning Enable SDM clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Bypasses the noise filter resistor for fast settling time. By default the speed up is not enabled. Enables SDM clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enabled dithering in SDM. Disabled by default. Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	Reverse pulses of 11D	
resistor Enable coarse tuning Enable SDM clock Enable SDM_TSTO outputs Enable additional DIV2 prescaler Test mode of SX Test mode of SX Enable SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider output is selected.		loop. By delidit the clock is not inverted.
resistor Enable coarse tuning Enable SDM clock Enable SDM_TSTO outputs Enable additional DIV2 prescaler Test mode of SX Test mode of SX Enable SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider output is selected.	Bypass noise filter	Bypasses the noise filter resistor for fast settling time. By default the speed up is not
Enable SDM clock Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Test mode of SX Enable SDM_Clock. In INT-N mode or for noise destining. Enabled by default. Enables the SDM_TSTO outputs for testing purposes. By default is disabled. Enable dithering in SDM Enable additional DIV2 prescaler Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		enabled.
Enable SDM_TSTO outputs Enable dithering in SDM Enable additional DIV2 prescaler Enable dithering in SDM Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	Enable coarse tuning	Enable signal for coarse tuning block.
outputs Enable dithering in SDM Enable additional DIV2 prescaler Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
Enable dithering in SDM Enable additional DIV2 prescaler Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	-	Enables the SDM_TSTO outputs for testing purposes. By default is disabled.
Enable additional DIV2 prescaler Enables additional DIV2 prescaler at the input of the programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		Finds delication in CDM Disable than 4.6. 4
of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Test mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
FVCO>5.5GHz, the prescaler is needed to lower the input frequency. By default prescaler is not enabled. Test mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
rest mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	presearer	
Test mode of SX Controls the test mode of the SX. Available test modes: 0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
0: TST disabled. By default test mode disabled. 1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.	Test mode of SX	
1: tstdo[0]=REFCLK & tstdo[1]=DIV_CLK & tstdo[2]=CLK_SDM 2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
2: tstao[0] vco_vtune through a 50Kohm resistor 4: tstao[0] vco_vtune through a 10Kohm resistor 5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
5: tstdo[0]=PFD UP & tstdo[1]=PFD DN Feedback divider for SDM Selects SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		2: tstao[0] vco_vtune through a 50Kohm resistor
Feedback divider for SDM clock input between the feedback divider output and Fref. By default feedback divider output is selected.		
SDM feedback divider output is selected.	T 11 1 1 1 1 1 1	
Reference voltage Sets the reference voltage for variation, by default set to 1.0 v.		
	Totololloc voltage	Sold the reference voltage for variation. By default set to 1.0 v.

Last modified: 03/04/2015

Scales offset of charge pump	Scales the offset current of the charge pump block. Control range from 0 to 15uA. This current is used in Fran-N mode to create an offset in the CP response and avoid the non-linear section. By default set to 2.9uA.
Scales pulse current of charge pump	Scales the pulse current of the charge pump block. Control range from 0uA to 145.6. By default set to 145.6.
	PLL loop filter
CP2	Control for CP2 value (cap from CP output to GND) of the PLL loop filter. Control range from 0fF to 34830fF. Default value 13932fF.
CP3	Control for CP3 value (cap from CP output to GND) of the PLL loop filter. Control range from 0fF to 88200fF. Default value 41160fF.
CZ	Control for CZ value of the PLL loop filter. Control range from 0fF to 705.6fF. Default value 517.44fF.
CSW_VCO	Coarse control of VCO frequency, 0 for lowest frequency and 255 for highest. This control is set by SX_SWC calibration. Default value set to 128.

31 Application Note on Tuning PLLs on LMS7002M

The LMS7002M has three synthesisers: SXT, SXR and CLKGEN. The LMS7002M Control Software uses a simple tuning algorithm to control these. The minimum and maximum frequencies of each VCO are defined in the "VCO PARAMS" control for each VCO. This allows linear interpolation of CSW_VCO control when using the "Tune" control. Further frequencies could be added to the "VCO PARAMS" table to allow quadratic or cubic interpolation.

The LMS7002M also provides two comparators to detect if the VCO tuning voltage is within the recommended limits. These comparators are read with the "Read" or "Read CMP" buttons, after the "Tune" process has been carried out. When the PLL is successfully locked, the low comparator should be "1" and the high comparator "0". If the comparators are both "0", or both "1", then the tuning voltage is outside the recommended range.

For best phase noise and best protection against drift the following procedure is recommended. The "Tune" button gives a nominal value for CSW_VCO. The value of CSW_VCO is manually increased until the tuning comparators report the tune voltage is out of range. The last good CSW_VCO value, CSW_VCO $_{max}$, is noted. Then CSW_VCO is manually decreased until the tuning comparators report that the tune voltage is out of range. The last good CSW_VCO, CSW_VCO $_{min}$, is also noted. The average of the two extreme CSW_VCO values is the optimum CSW_VCO $_{opt}$ which will give good phase noise and protection against drift.

Last modified: 03/04/2015

$$CSW_{VCOopt} = \frac{CSW_{VCOmax} + CSW_{VCOmin}}{2}$$

32 LimeLight & PAD

This tab controls the LMS7002M digital interface configuration. The IO cell controls are described in the chapter tables.




Figure GUI Limelight&PAD Modes tab

The LimeLight tab has two sections:

Modes

Version: 2.5

• Sample position & Clock

A picture of the tab is shown in Figure . A description of each function available in the 'Modes' tab is shown below in Table .

Table GUI Limelight&PAD Modes control description	Table	GULI	imelight&PAD	Modes	control descripti	on
---	-------	------	--------------	-------	-------------------	----

Parameter	Description
	Pull up control
Engage pull up of TXCLK pad	Controls Pull up resistor of TX_CLK pad. Pull-up enabled by default.
Engage pull up of SDA pad	Controls Pull up resistor of SDA pad. Pull-up enabled by default.
Engage pull up of SDIO pad	Controls Pull up resistor of SDIO pad. Pull-up enabled by default.
Engage pull up of SCLK pad	Controls Pull up resistor of SCLK pad. Pull-up enabled by default.
Engage pull up of DIQ2 pad	Controls Pull up resistor of DIQ2 pad. Pull-up enabled by default.
Engage pull up of TXNRX2 pad	Controls Pull up resistor of TXNRX2 pad. Pull-up enabled by default.
Engage pull up of MCLK2 pad	Controls Pull up resistor of MCLK2 pad. Pull-up enabled by default.
Engage pull up of IQSELEN1 pad	Controls Pull up resistor of IQSELEN1 pad. Pull-up enabled by default.
Engage pull up of FCLK1 pad	Controls Pull up resistor of FCLK1 pad. Pull-up enabled by default.
Engage pull up of RXCLK pad	Controls Pull up resistor of RXCLK1 pad. Pull-up enabled by default.
Engage pull up of SCL pad	Controls Pull up resistor of SCL pad. Pull-up enabled by default.
Engage pull up of SDO pad	Controls Pull up resistor of SDO pad. Pull-up enabled by default.
Engage pull up of SEN pad	Controls Pull up resistor of SEN pad. Pull-up enabled by default.
Engage pull up of IQSELEN2 pad	Controls Pull up resistor of IQSELEN2 pad. Pull-up enabled by default.

Last modified: 03/04/2015

Engage pull up of FCLK2 pad	Controls Pull up resistor of FCLK2 pad. Pull-up enabled by default.	
Engage pull up of DIQ1 pad	Controls Pull up resistor of DIQ1 pad. Pull-up enabled by default.	
Engage pull up of TXNRX1 pad	Controls Pull up resistor of TXNRX1 pad. Pull-up enabled by default.	
Engage pull up of MCLK1 pad	Controls Pull up resistor of MCLK1 pad. Pull-up enabled by default.	
	Reset Signals	
Logic registers Tx MIMO ch. B	Resets all registers to the default state for Tx MIMO channel B logic. By default RESET inactive.	
Logic registers Tx MIMO ch. A	Resets all registers to the default state for Tx MIMO channel A logic. By default RESET inactive.	
Logic registers Rx MIMO ch. B	Resets all registers to the default state for Rx MIMO channel B logic. By default RESET inactive.	
Logic registers Rx MIMO ch. A	Resets all registers to the default state for Rx MIMO channel A logic. By default RESET inactive.	
Rx FIFO soft reset	Soft reset of LimeLight RX FIFO registers. By default RESET inactive.	
Configuration memory Tx MIMO ch. B	Resets configuration memory to the default state for Tx MIMO channel B logic. By default RESET inactive.	
Configuration memory Tx MIMO ch. A	Resets configuration memory to the default state for Tx MIMO channel A logic. By default RESET inactive.	
Configuration memory Rx MIMO	Resets configuration memory to the default state for Rx MIMO channel B	
ch. B Configuration memory Rx MIMO	logic. By default RESET inactive.	
ch. A	Resets configuration memory to the default state for Rx MIMO channel A logic. By default RESET inactive.	
Tx FIFO soft reset	Soft reset of LimeLight TX FIFO registers. By default RESET inactive.	
TX THO SOIL TESEL	Driver strength	
SDA pad	Set SDA pad driver strength to 4mA or 8 mA. By default set to 4 mA.	
SCL pad	Set SCL pad driver strength to 4mA or 8 mA. By default set to 4 mA.	
SDIO pad	Set SDIO pad driver strength to 4mA or 8 mA. By default set to 4 mA.	
DIQ2 pad	Set DIQ2 pad driver strength to 4mA or 8 mA. By default set to 4 mA.	
DIQ1 pad	Set DIQ1 pad driver strength to 4mA or 8 mA. By default set to 4 mA.	
	Power Control	
Enable Rx MIMO ch. B	Enables Rx MIMO B channel. Enabled by default.	
Enable Tx MIMO ch. B	Enables Tx MIMO B channel. Enabled by default.	
Enable Rx MIMO ch. A	Enables Rx MIMO A channel. Enabled by default.	
Enable Tx MIMO ch. A	Enables Tx MIMO A channel. Enabled by default.	
	LimeLight modes	
Enable LimeLight interface	Enables LimeLight interface. By default enabled.	
Frame start for Port1	Selects frame start ID for Port 1, can be set to '0' or '1'. By default set to '0'.	
Frame start for Port2	Selects frame start ID for Port 2, can be set to '0' or '1'. By default set to '0'.	
LimeLight port1 mode	Select mode for Port 1: T TRXIQ or JESD207. By default set to JESD207.	
LimeLight port2 mode	Select mode for Port 2: T TRXIQ or JESD207. By default set to JESD207.	
Port 1 mode selection	IQSEL selection for Port 1: RXIQ or TXIQ. By default set to RXIQ.	
Port 2 mode selection	IQSEL selection for Port 2: RXIQ or TXIQ. By default set to TXIQ.	
RxFIFO data source RxFIFO data source selection: RxTSP, TxFIFO, LFSR. By default set to		
	RxTSP.	
Data transmit port to TSP	Port selection for data transmit to TSP.	
Disable MIMO channel B	MIMO channel B enable control.	
SPI mode MIMO access control	SPI mode control. MIMO access control.	
	NATIVAL LOCGOCC CONTROL	

Last modified: 03/04/2015




Figure GUI Limelight&PAD Sample position tab

A picture of the tab is shown in Figure . Description of each function available from the 'Sample position & Clock' page is shown below in Table .

Table GUI Limelight&PAD Sample position control description

	PAD Sample position control description	
Parameter	Description	
	Sample source when Port1 is Tx	
Position 3	Select sample source of the position 3: BQ, BI, AQ or AI. By default BQ is selected.	
Position 2	Select sample source of the position 2: BQ, BI, AQ or AI. By default BI is selected.	
Position 1	Select sample source of the position 1: BQ, BI, AQ or AI. By default AQ is selected.	
Position 0	Select sample source of the position 0: BQ, BI, AQ or AI. By default AI is selected.	
	Sample source when Port2 is Tx	
Position 3	Select sample source of the position 3: BQ, BI, AQ or AI. By default BQ is selected.	
Position 2	Select sample source of the position 2: BQ, BI, AQ or AI. By default BI is selected.	
Position 1	Select sample source of the position 1: BQ, BI, AQ or AI. By default AQ is selected.	
Position 0	Select sample source of the position 0: BQ, BI, AQ or AI. By default AI is selected.	
Sample source when Port1 is Rx		
BQ sample position	Select BQ sample position in frame. Position: 3, 2, 1, or 0. By default position set to 3.	
BI sample position	Select BI sample position in frame. Position: 3, 2, 1, or 0. By default position set to 2.	
AQ sample position	Select AQ sample position in frame. Position: 3, 2, 1, or 0. By default position set to 1.	
AI sample position	Select AI sample position in frame. Position: 3, 2, 1, or 0. By default position set to 0.	
• •	Sample source when Port2 is Rx	
BQ sample position	Select BQ sample position in frame. Position: 3, 2, 1, or 0. By default position set to 3.	
BI sample position	Select BI sample position in frame. Position: 3, 2, 1, or 0. By default position set to 2.	
AQ sample position	Select AQ sample position in frame. Position: 3, 2, 1, or 0. By default position set to 1.	
AI sample position	Select AI sample position in frame. Position: 3, 2, 1, or 0. By default position set to 0.	
Clock controls		
TX FIFO read clock	Select TX FIFO read clock source: TxTSPCLK, FCKL1 or FCKL2. By default	
source	TxTSPCLK is selected.	
TX FIFO write clock	Select TX FIFO write clock source: FCKL1, FCKL2 or RxTSPCLK. By default	
source	FCKL1 is selected.	
RX FIFO read clock	Select RX FIFO read clock source: MCKL1, MCKL2, FCKL1 or FCKL2. By default	
source	MCKL2 is selected.	

RX FIFO write clock source: FCKL1, FCKL2 or RxTSPCLK. source RxTSPCLK is selected.	By default
MCLK2 clock source Select MCKL2 clock source from: RxTSPCLKA, TxTSPCLKA, RxT divider or TxTSPCLKA after divider. By default RxTSPCLK after divider.	
MCLK1 clock source Select MCKL1 clock source from: RxTSPCLKA, TxTSPCLKA, RxT divider or TxTSPCLKA after divider. By default TxTSPCLK after div	ΓSPCLKA after
TxTSPCLKA clock divider, used to produce MCLK(1/2) clocks. Control rar divider By default set to 255.	
RxTSPCLKA clock divider, used to produce MCLK(1/2) clocks. Control rar divider 255. By default set to 255.	nge from 0 to
Enable Tx clock divider Enables Tx clock divider. Set to enable by default.	
Enable Rx clock divider Enables Rx clock divider. Set to enable by default.	
FCLK2 invert Inverts FCLK1 clock. By default clock is not inverted. MCLK1DLY Select MCLK1 clock delay. By default clock not delayed.	
MCLK2DLY Select MCLK2 clock delay. By default clock not delayed.	
Direction controls	
DIQ2 mode DIQ2 direction control mode. By default set to Automatic. DIQ1 mode DIQ1 direction control mode. By default set to Automatic.	
DIQ2 direction DIQ2 direction. By default set to Input.	
DIQ1 direction By default set to Input.	
ENABLE2 mode ENABLE2 direction control mode. By default set to Automatic. ENABLE1 mode ENABLE1 direction control mode. By default set to Automatic.	
ENABLE2 direction ENABLE2 direction. By default set to Automatic.	
ENABLE1 direction ENABLE1 direction. By default set to Input.	
LML1	
Clock cycles to wait before data drive stop Controls the number of clock cycles to wait before data drive stop after detected in JESD207 mode on Port 1 and Port 1 is transmitter. By defe	
Clock cycles to wait Controls the number of clock cycles to wait before data drive stop after	er burst start is
before data drive start Clock cycles to wait detected in JESD207 mode on Port 1 and Port 1 is transmitter. By deficient to the number of clock cycles to wait before data capture stop at the number of clock cycles to wa	after burst stop is
before data capture stop Clock cycles to wait Controls the number of clock cycles to wait before data capture stop a	
before data capture stop detected in JESD207 mode on Port 1 and Port 1 is receiver. By defaul	It set to 1.
LML2	
Clock cycles to wait before data drive stop Controls the number of clock cycles to wait before data drive stop after detected in JESD207 mode on Port 1 and Port 1 is transmitter. By defe	fault set to 1.
Clock cycles to wait Controls the number of clock cycles to wait before data drive stop after detected in JESD207 mode on Port 1 and Port 1 is transmitter. By defe	
Clock cycles to wait Controls the number of clock cycles to wait before data capture stop a detected in JESD207 mode on Port 1 and Port 1 is receiver. By defaul	
Clock cycles to wait Controls the number of clock cycles to wait before data capture stop a	after burst start is
before data capture stop detected in JESD207 mode on Port 1 and Port 1 is receiver. By defaul Direction controls	it set to 1.
DIQ2 mode DIQ2 direction control mode for port 2. Set to Automatic by default. DIQ1 mode DIQ1 direction control mode for port 1. Set to Automatic by default.	
DIQ2 direction DIQ2 direction. Set to input by default.	
DIQ1 direction DIQ1 direction. Set to input by default. ENABLE2 mode ENABLE2 direction control mode. Set to Automatic by default.	
ENABLE1 mode ENABLE1 direction control mode. Set to Automatic by default. ENABLE2 direction. Set to input by default.	
ENABLE2 direction ENABLE1 direction. Set to input by default. ENABLE1 direction. Set to input by default.	

33 TxTSP

The Tx_TSP tab controls the digital blocks of TxTSPA and TxTSPB modules.




Figure GUI TxTSP tab

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

	Table	GUI TxTSP	control	description
--	-------	-----------	---------	-------------

Parameter	Description
Enable TxTSP	Enables TxTSP modules enable. Enabled by default.
CMIX_GAIN	CMIX gain control. Control range from -6 dB to +6d B. Step size 6 dB. Set to 0 dB by default.
CMIX Spectrum control	Spectrum control of CMIX. By default set to downconvert.
Start BIST	Starts TxTSP built-in self-test. Keep it at 1 one at least three clock cycles.
	Bypass
CMIX	Bypass CMIX module when selected.
GFIR3	Bypass GFIR3 module when selected.
GFIR1	Bypass GFIR1 module when selected.
Gain correction	Bypass Gain correction module when selected.
ISINC	Bypass ISINC module when selected.
GFIR2	Bypass GFIR2 module when selected.
DC Correction	Bypass DC correction module when selected.
Phase correction	Bypass Phase correction module when selected.
	GFIR1
Length	Set GFIR parameter I. Control range from 0 to 7.
Clock Division Ration	Sets GFIR filter clock division ration. Control range from 0 to 255.
Coefficients	Sets/Load GFIR filters coefficients. By default all set to 0.
	GFIR2
Length	Set GFIR parameter I. Control range from 0 to 7.
Clock Division Ration	Sets GFIR filter clock division ration. Control range from 0 to 255.

Coefficients	Sets/Load GFIR filters coefficients. By default all set to 0.	
	GFIR3	
Length	Set GFIR parameter I. Control range from 0 to 7.	
Clock Division Ration	Sets GFIR filter clock division ration. Control range from 0 to 255.	
Coefficients	Sets/Load GFIR filters coefficients. By default all set to 0.	
	DC Corrector	
DC ch. I	Sets DC corrector value to channel I. Control range from -128 to 128. By default 0.	
DC ch. Q	Sets DC corrector value to channel Q. Control range from -128 to 128. By default 0.	
	IQ Corrector	
Gain ch. Q	Sets Gain corrector value to channel Q. Control range from 0 to 2047. By default 2047.	
Gain ch. I	Sets Gain corrector value to channel I. Control range from 0 to 2047. By default 2047.	
Phase corrector	Sets Phase corrector value. Control range from 0 to 2047. By default 0.	
Interpolation		
HBI ratio	Sets HBI interpolation ratio. Possible control values 2, 4, 8, 16, 32 and bypass. By default bypassed.	
TSG		
Swap I and Q signal	Swap IQ signals at test signal generator's output. By default not selected.	
TSGFCW	Select frequency generated by test NCO. By default TSG frequency set to the TSP clock divided by 8.	
TSGMODE	Select test signal generator mode: NCO or DC. By default NCO is selected.	
Input Source	Select input source to TSP: LML output or TSG. By default LML output is selected.	
TSGC	TSG full scale control: 0 dB or -6 dB. By default set to -6 dB.	
Load DC to I	Load TSG DC I register with value from DC_REG (hex) box.	
Load ED to Q	Load TSG DC Q register with value from DC_REG (hex) box.	
NCO		
Mode	Selects the CW or PHO (Phase offset) mode for NCO.	
NCO bits to dither	Selects number of bits for NCO dithering.	
FCW(MHz)	Type wanted NCO frequency.	
Set reference frequency	Set reference frequency for NCO. The frequency the same as TSP block.	
Upload NCO	Program NCO	

Last modified: 03/04/2015

34 RxTSP

The Rx_TSP tab controls the digital blocks of RxTSPA and RxTSPB modules. A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .




Figure GUI RxTSP tab

Table	GUI KX15P	control	aescription
			_

Parameter	Description
Enable RxTSP	Enables TxRSP modules enable. Enabled by default.
CMIX_GAIN	CMIX gain control. Control range from -6 dB to +6 dB. Step size 6 dB. Set to 0 dB by default.
CMIX Spectrum control	Spectrum control of CMIX. By default set to downconvert.
Start BIST	Starts RxTSP built-in self-test. Keep it at 1 one for at least three clock cycles
	Bypass
CMIX	Bypass CMIX module when selected.
GFIR3	Bypass GFIR3 module when selected.
GFIR1	Bypass GFIR1 module when selected.
Gain correction	Bypass Gain correction module when selected.
AGC	Bypass AGC module when selected.
GFIR2	Bypass GFIR2 module when selected.
DC Correction	Bypass DC corrector module when selected.
Phase correction	Bypass Phase corrector module when selected.
	GFIR1
Length	Set GFIR parameter I. Control range from 0 to 7.
Clock Division Ration	Sets GFIR filter clock division ration. Control range from 0 to 255.
Coefficients	Sets/Load GFIR filters coefficients. By default all set to 0.
	GFIR2
Length	Set GFIR parameter I. Control range from 0 to 7.

Clock Division Ration Coefficients	Sets GFIR filter clock division ration. Control range from 0 to 255. Sets/Load GFIR filters coefficients. By default all set to 0. GFIR3			
Length Clock Division Ration Coefficients	Set GFIR parameter I. Control range from 0 to 7. Sets GFIR filter clock division ration. Control range from 0 to 255. Sets/Load GFIR filters coefficients. By default all set to 0.			
	DC Corrector			
Numbers of samples	Select the number of samples to average for Automatic DC corrector.			
	IQ Corrector			
Gain ch. Q Gain ch. I Phase corrector	Sets Gain corrector value to channel Q. Control range from 0 to 2047. By default 2047. Sets Gain corrector value to channel I. Control range from 0 to 2047. By default 2047. Sets Phase corrector value. Control range from 0 to 2047. By default 0.			
	Decimation			
HBD ratio	Sets HBD interpolation ratio. Possible control values 2, 4, 8, 16, 32 and bypass. By default bypassed.			
	TSG			
Swap I and Q signal TSGFCW	Swap IQ signals at test signal generator's output. By default not selected. Select frequency generated by test NCO. By default TSG frequency set to the TSP clock divided by 8.			
TSGMODE	Select test signal generator mode: NCO or DC. By default NCO is selected.			
Input Source	Select input source to TSP: ADC input or TSG. By default LML output is selected.			
TSGC	TSG full scale control: 0 dB or -6 dB. By default set to -6 dB.			
Load DC to I	Load TSG DC I register with value from DC_REG (hex) box.			
Load ED to Q	Load TSG DC Q register with value from DC_REG (hex) box.			
	NCO			
Mode	Selects the CW or PHO (Phase offset) mode for NCO.			
NCO bits to dither	Selects number of bits for NCO dithering.			
FCW(MHz)	Type wanted NCO frequency.			
PHO	Type wanted PHO frequency.			
Set reference frequency Upload NCO	Set reference frequency for NCO. The frequency is the same as the TSP block. Program NCO			
AGC				
AGC Mode	Selects the AGC mode: Bypass, AGC, RSSI mode.			
AGC Assessment	Selects AGC loop gain.			
AGC Average window size	AGC averaging window size is 2 ^(AGC_AVG+7) .			
Desired output level	Selects desired output signal level			
Desired output level	beleets desired output signat level			

73 | P a g e © Copyright 2014-2015 Lime Microsystems CC BY 3.0

35 CDS

The Clock Distribution System (CDS) controls are described in this this chapter.




Figure GUI CDS tab

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in *Table 21*.

Table	GUI	CDS	control	description
-------	-----	-----	---------	-------------

Parameter	Description
	Clock inversion
TX TSPB	TX TSP B channel clock inversion controls. By default clock is not inverted.
TX TSPA	TX TSP A channel clock inversion controls. By default clock is not inverted.
RX TSPB	RX TSP B channel clock inversion controls. By default clock is not inverted.
RX TSPA	RX TSP A channel clock inversion controls. By default clock is not inverted.
TX LMLB	TX LML interface B channel clock inversion control. By default clock is not inverted.
TX LMLA	TX LML interface A channel clock inversion control. By default clock is not inverted.
RX LMLB	RX LML interface B channel clock inversion control. By default clock is not inverted.
RX LMLA	RX LML interface A channel clock inversion control. By default clock is not inverted.
MCKL2	MCLK2 clock inversion control. By default clock is not inverted.
MCKL1	MCLK1 clock inversion control. By default clock is not inverted.
	Clock delay
MCLK2	MCLK2 clock delays. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.
MCLK1	MCLK1 clock delays. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.
TX TSP B	TX TSP B clock delays. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.
TX TSP A	TX TSP A clock delays. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.

RX TSP B	RX TSP B clock delay. Clock can be delayed by 200 ps, 500 ps, 800 ps and 1100 ps. By default clock delayed 200 ps.
RX TSP A	RX TSP A clock delay. Clock can be delayed by 200 ps, 500 ps, 800 ps and 1100 ps. By default clock delayed 200 ps.
TX LML B	TX LML B clock delay. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.
TX LML A	TX LML A clock delay. Clock can be delayed by 400 ps, 500 ps, 600 ps and 700 ps. By default clock delayed 400 ps.
RX LML B	RX LML B clock delay. Clock can be delayed by 200 ps, 500 ps, 800 ps and 1100 ps. By default clock delayed 200 ps.
RX LML A	RX LML A clock delay. Clock can be delayed by 200 ps, 500 ps, 800 ps and 1100 ps. By default clock delayed 200 ps.

36 BIST

The Build-In Self-Test (BIST) modules for SXT, SXR and CGEN controls are described in this chapter.




Figure GUI BIST tab

The BIST modules are used for the test proposes only. There is one test vector generator which supplies the test vectors for CGEN, SXT and SXR modules. After pressing the 'Read BIST' button the test results (test vector signature) will be displayed for the selected block.

A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in Table .

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

Version: 2.5

Last modified: 03/04/2015

Table GUI BIST control description

Table Got Dist control description	
Description	
BIST	
Enables CGEN BIST. Disabled by default.	
Enables SXR BIST. Disabled by default.	
Enables SXT BIST. Disabled by default.	
Enables delta sigma BIST. Disabled by default.	
·	

37 SPI

This is used for test proposes only. Using this tab, every SPI register can be programmed using the register map description. Every SPI register of the LMS7002M can be read back. A picture of the tab is shown in Figure . A description of each function available in this tab is shown below in *Table 24*.




Figure GUI SPI tab

Table GUI SPI control description

Parameter	Description
	Write
Address (Hex)	Register address in HEX format.
Value (Hex)	Register value in HEX format.
Status	Previously executed command status.
	Read
Address (Hex)	Register address in HEX format.
Read Values (Hex)	Register value in HEX format.
Status	Previously executed command status.
Batch Read	Executes multiple reads from selected register. The read number selected by ReadCount.
ReadCount	Set read back function count number.

LMS7002M Quick Starter Manual for EVB7 kit

Write Tester Writes and read to selected register 100 times. Triple check data When selected repeats function three times.

Save to file If selected save function results to txt file to selected location.

Switch channel Selects read/write channel.

Last modified: 03/04/2015

Version: 2.5

Appendix A: Test Equipment Setup

38 Introduction

This section lists the recommended test equipment to use with the EVB7. It also provides detailed setup procedures for the Agilent MXG when used with EVB7. Note the set up procedure is only required when using the analogue TX inputs of the LMS7002M. This procedure is not required when the LMS7002M chip is driven digitally by a baseband processor.

39 Recommended Test Equipment

The following test equipment is recommended for the testing of EVB7. It is possible to use other test equipment, but the alternatives may not provide all the necessary features.

N5182A MXG

Version: 2.5

o Differential Arbitrary Waveform Generator Option 1EL

Last modified: 03/04/2015


- N9020A MXA DC 6 GHz
 - NF personality
 - o Phase Noise personality
 - WCDMA personality
 - LTE personality
- Agilent Power Supply 5V
- Agilent 384C Noise Source
 - o 15 dB ENR

78 | Page

40 Agilent MXG Setup

The front panel of the MXG is shown in Figure .

Front Panel Overview – N5181A/82A MXG



23. Modes

24. I/Q 2 3 4

Figure Agilent N5181A/82A MXG Front Panel

1 Setting Common Mode Voltage

To apply 0.3 V common mode offset voltage to the IQ outputs:

- 1. Press 'IQ' button (24)
- 2. Press 'IQ offsets (on/off)' softkey (3. softkey 4)
- 3. Press 'external output adjustments' softkey (3. softkey 4)
- 4. Press 'Common Mode I/Q offset' softkey (3. softkey 2)

79 | Page

© Copyright 2014-2015 Lime Microsystems CC BY 3.0

- 5. type 0.3 on number pad (4), press 'V' softkey (3. softkey 1)
- 6. 0.3 V should appear on the display next to the 'Common Mode I/Q offset' softkey
- 7. Press return
 - i. Check text next to 'I/Q Adjustments' softkey (3. softkey 1) highlights 'off/m'
 - ii. If not press 'I/Q Adjustments' softkey (3. softkey 1), highlighted section should alternate between on and off when pressed.
 - iii. press return
 - iv. Check text next to 'I/Q' softkey (3. softkey 1) highlights 'off/m'
 - v. If not press 'I/Q' softkey (3. softkey 1), highlighted section should alternate between on and off when pressed.

There should now be a 0.3 V common mode voltage on the differential IQ connections on the signal generator. This can be verified by measuring the DC level of each of the 4 differential I/Q lines with a multimeter.

Note: Very small DC offset levels in the transmit IQ path can result in LO breakthrough levels changing in the transmit chain. To eliminate or minimize this effect the following practices should be followed:

- The IQ cables should be of equal length.
- Once I/Q gain and phase calibration is completed, connections should not be modified.
- Cables and connections should not be moved once the I/Q gain and phase calibration is completed.

2 Enabling the Arbitrary Waveform Generator

The arbitrary waveform generator will run test vectors which are downloaded to it. These can be generated either with Agilent's "Signal Studio" program or can be generated independently via "Matlab" or C.

Lime has a number of test vector files which are used for test and calibration of the LMS7002M as follows:

- DC.wfm Differential DC tone for TX CW testing (clock 52 MHz).
- onetone1.wfm single tone at 1 MHz offset for sideband suppression calibration/test (clock 52 MHz).
- twotone.wfm two tone signal for linearity testing for MXG and LMS7002M use MXG IQ scaling factor of 30% (clock 52 MHz).
- wcdma31.wfm TM2 WCDMA signal use MXG IQ scaling factor of 30% (clock=15.36 MHz).
- EDGE3.wfm GSM EDGE modulated test signal (clock=13 MHz).

Last modified: 03/04/2015

80 | P a g e

Version: 2.5

To download files to the signal generator follow the process described in section 3.

To apply the correct file

- 1. Press 'Mode' button (23)
- 2. Press 'Dual Arb' softkey (3. softkey 1)
- 3. Press 'Select waveform' softkey (3. softkey 2)
- 4. Use up/down arrows (5) or spin knob (18) to select the wanted waveform from list.
- 5. Press 'Select waveform' softkey (3. softkey 1)
- 6. The name of the selected waveform should now be present in the display window
- 7. The soft key list should have moved up one level back to 'Arb'
- 8. Now change the Arb clock frequency
- 9. Press 'Arb setup' softkey (3. softkey 3)
- 10. Press 'Arb sample clock' softkey (3. softkey 1)
- 11. Type in the required frequency on the number pad eg for 13 MHz type '13' and press 'MHz' softkey (3. softkey 2)
- 12. The sample clock frequency should now be displayed on the screen.
- 13. Now scale the waveform data if necessary
- 14. Go to the 'Arb' softkey menu
 - a. Either press the 'return' button from the 'Arb setup' menu or
 - **b.** Press the 'Mode' button then 'Dual Arb softkey (3. softkey 1)
- 15. Press the 'More' button (21)
- 16. Press the 'Waveform Utilities' softkey (3. softkey 2)
- 17. Use the up/down arrows (5) or spin wheel to the wanted waveform from the list.
- 18. Press the 'scale waveform data' softkey (3. softkey 2)
- 19. Type in the required scaling factor e.g.25%, type '25' on number pad and press '%' softkey (3. softkey 1).

<u>Note</u> – even if the text next to 'scaling' softkey already states 25% (for example) this does not mean it has been applied to the waveform, still follow the process.

- 20. Press the 'Apply to waveform' softkey (3. softkey 4)
- 21. The progress bar will show on screen, soft menu will return to level up (Arb utilities).
- 22. Now return to the main 'Arb' Menu
 - **a.** Press the 'return' button twice or
 - **b.** Press the 'Mode' button then 'Dual Arb softkey (3. softkey 1)
- 23. Check that Arb in enabled
 - a. 'Arb on/off' softkey (3. softkey 1) the text should have on highlighted 'Off'
 - **b.** If not, press the 'Arb on/off' softkey (3. softkey 1) to toggle between on and off.
- 24. The modulation can be also be toggled on and off by the 'Mod on/off' button (just above the RF o/p connector). This must also be on the green LED must be illuminated.
 - **a.** Press the 'Mod on/off' button to toggle the modulation on and off.

<u>Note</u> – The Mod on/off button turns the modulation on to the RF output and IQ output simultaneously. The RF does not need to be on for the IQ outputs to work

3 Downloading *.wfm Files to the Signal Generator

The following process should allow you to download files to the Agilent signal generator. The same process works for MXG and ESG.

This can be done via a network, however these instructions assume a direct connection between a PC running Windows 7 and the signal generator.

- Connect a cable between the PC network port and the signal generator LAN port.
- Check that the LEDs are illuminated on both ends to indicate that the HW is connected.
- Find the IP address of the Signal generator
 - o Press the 'Utility' button
 - o Press the 'I/O config' softkey (3. softkey 1)
 - o Press the 'LAN setup' softkey (3. softkey 2)
 - o The IP address should now be displayed on the screen
 - o e.g.

IP Address: 192.168.2.92 Subnet Mask: 255.255.255.0

- Open a Command Prompt window on your PC
 - Start
 - o In 'Search programs and files' window, type 'cmd'
 - o The Command prompt window will pop-up
 - Alternatively, it is located at C:\Windows\System32\
 - o Linux users can use a terminal session with the same commands.
- To check the connection to the signal generator attempt to 'ping' it
 - o Type 'ping 192.168.2.92' (or use your sig gen IP address)
- A successful ping result should be returned as shown in
- •

```
Microsoft Windows [Version 6.1.7601]
Copyright (c) 2009 Microsoft Corporation. All rights reserved.

C:\Users\Lime\ping 192.168.2.92
Pinging 192.168.2.92: bytes=32 time(1ns IIL=64
Reply from 192.168.2.92: bytes=32 time(1ns IIL=64
Ping statistics for 192.168.2.92:
Packets: Sent = 4, Received = 4, Lost = 0 (0% loss),
Approximate round trip times in milli-seconds:
Minimum = 0ms, Maximum = 0ms, Average = 0ms

C:\Users\Lime\
```

Figure CMD window showing successful ping

To send wfm files to the signal generator the following procedure should be followed.

- Ensure that the wfm files are in a known directory e.g. 'C:\Lime\Waveform'.
- In the 'Command Prompt' window set the directory to the one where the wfm files are located using the "CD" command.
- Use FTP to send files to the signal generator.
- Type 'ftp 192.168.2.92' as shown in Figure.

```
Approximate round trip times in milli-seconds:
Minimum = 0ms, Maximum = 0ms, Average = 0ms

C:\Users\Lime\cd ..

C:\Users\Lime\cd ..

C:\Lime\cd Lime

C:\Lime\daugeforms\lambda

D:\daugeform\daugeforms\lambda

D:\daugeform\daugeforms\lambda

D:\daugeform\daugeforms\daugeforms\lambda

D:\daugeform\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugeforms\daugefo
```

Figure CMD window with ftp connection

- If you are correctly connected, then the above should be returned.
- Press 'return' twice (for user name and password none needed)
- Type 'cd bbg1'
- Type 'cd waveform'
- Type 'bin'
- Type 'put wcdma31.wfm'
- The applied command copies files to the sig gen repeat 'put' command for all files needed as shown in Figure .

```
C:\Lime\Waveforms\ftp 192.168.2.92

C:\Lime\Waveforms\ftp 192.168.2.92

Connected to 192.168.2.92.

220- Agilent Technologies. N5182A SN-MY46240045

220- Firmware: Dec 10 2009 10:13:00

220- Hostname:

220- IP : 192.168.2.92

220- FIP server (Version 1.0) ready.

User (192.168.2.92:\cinone):

331    Password required

Password:

230    Successful login

ftp\ cd bbg1

250    CVD command successful.

ftp\ cd waveform

250    CVD command successful.

ftp\ bin

200    Type set.

ftp\ put wedma31.wfm

200    Port command successful.

150    Opening data connection.

226    Transfer complete.

ftp: 1228800 bytes sent in 0.69Seconds 1786.05Kbytes/sec.

ftp>
```

83 | Page

Figure CMD window ftp file transfer

- To exit the ftp program type "bye".
- To close the 'Command Prompt' window type exit.
- The wfm files should now be visible in the list of ARB files.

NOTICE OF DISCLAMER

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Lime Microsystems products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Lime Microsystems hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRIGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Lime Microsystems shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Lime Microsystems had been advised of the possibility of the same. Lime Microsystems assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties. Lime Microsystems products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Lime Microsystems products in Critical Applications.

Last modified: 03/04/2015

Version: 2.5