

LM3704/LM3705 Microprocessor Supervisory Circuits with Power Fail Input, Low Line **Output and Manual Reset**

Check for Samples: LM3704, LM3705

FEATURES

- Standard Reset Threshold Voltage: 3.08V
- **Custom Reset Threshold Voltages: For Other** Voltages Between 2.2V and 5.0V in 10mV Increments. Contact Texas Instruments.
- **No External Components Required**
- **Manual-Reset Input**
- RESET (LM3704) or RESET (LM3705) Outputs
- **Precision Supply Voltage Monitor**
- **Factory Programmable Reset Timeout Delay**
- Separate Power Fail Comparator
- Available in DSBGA Package for Minimum **Footprint**
- ±0.5% Reset Threshold Accuracy at Room **Temperature**
- ±2% Reset Threshold Accuracy Over **Temperature Extremes**
- Reset Assertion Down to 1V V_{CC} (RESET Option Only)
- 28 μΑ V_{CC} Supply Current

APPLICATIONS

- **Embedded Controllers and Processors**
- **Intelligent Instruments**
- **Automotive Systems**
- Critical µP Power Monitoring

DESCRIPTION

The LM3704/LM3705 series of microprocessor supervisory circuits provide the maximum flexibility for monitoring power supplies and battery controlled functions in systems without backup batteries. The LM3704/LM3705 series are available in VSSOP-10 and 9-bump DSBGA packages.

Built-in features include the following:


Reset: Reset is asserted during power-up, powerdown, and brownout conditions. RESET is ensured down to V_{CC} of 1.0V.

Manual Reset Input: An input that asserts reset when pulled low.

Power-Fail Input: A 1.225V threshold detector for power fail warning, or to monitor a power supply other than V_{CC}.


Low Line Output: This early power failure warning indicator goes low when the supply voltage drops to a value which is 2% higher than the reset threshold voltage.

Typical Application






Connection Diagram



DSBGA 9 Bump Package Top View (looking from the coating side)



PIN DESCRIPTION

Pin	No.	Mana	Function					
DSBGA	VSSOP	Name	Function					
A1	2	MR	Manual-Reset input. When $\overline{\text{MR}}$ is less than V_{MRT} (Manual Reset Threshold) $\overline{\text{RESET}}/\text{RESET}$ is engaged.					
B1	1	V _{CC}	Power Supply input.					
C1	10	RESET	Reset Logic Output. Pulses low for t_{RP} (Reset Timeout Period) when triggered, and stays low whenever V_{CC} is below the reset threshold or when \overline{MR} is below V_{MRT} . It remains low for t_{RP} after either V_{CC} rises above the reset threshold, or after \overline{MR} input rises above V_{MRT} (LM3704 only).					
		RESET	Reset Logic Output. RESET is the inverse of RESET (LM3705 only).					
C2	8	PFO	Power-Fail Logic Output. When PFI is below V _{PFT} , PFO goes low; otherwise, PFO remains high.					
C3	7	ĪLO	Low-Line Logic Output. Early Power-Fail warning output. Low when V_{CC} falls below V_{LLOT} (Low-Line Output Threshold). This output can be used to generate an NMI (Non-Maskable Interrupt) to provide an early warning of imminent power-failure.					
В3	5	GND	Ground reference for all signals.					
А3	4, 6	NC	No Connect.					
A2	3	PFI	Power-Fail Comparator Input. When PFI is less than V _{PFT} (Power-Fail Reset Threshold), the PFO goes low; otherwise, PFO remains high.					
B2	9	NC	No Connect. Test input used at factory only. Leave floating.					

Submit Documentation Feedback



Block Diagram




Figure 1. Block Diagram

Table 1. Table of Functions

Part Number	Active Low Reset		Output (X = totem-pole) (Y = open-drain)	Reset Timeout Period	Manual Reset	Power Fail Comparator	Low Line Output
LM3704	х		X, Y* ⁽¹⁾	Customized	x	х	х
LM3705		x	X	Customized	x	Х	х

(1) * = available upon request. Contact TI



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings(1)(2)

Supply Voltage (V _{CC})		-0.3V to 6.0V
All Other Inputs		-0.3V to V _{CC} + 0.3 V
ESD Ratings ⁽³⁾	Human Body Model	1.5kV
	Machine Model	150V
Power Dissipation		See ⁽⁴⁾

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed conditions.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The Human Body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.
- (4) The maximum allowable power dissipation is a function of the maximum junction temperature, T_J(MAX), the junction-to-ambient thermal resistance, θ_{J-A}, and the ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is calculated using:
 P(MAX) = T_J(MAX) T_A

Where the value of θ_{J-A} for the VSSOP-10 package is 195°C/W in a typical PC board mounting and the DSBGA package is 220°C/W.

Operating Ratings⁽¹⁾

Temperature Range	-40°C ≤ T _J ≤ 85°C
-------------------	-------------------------------

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed conditions.

LM3704/LM3705 Series Electrical Characteristics

Limits in the standard typeface are for $T_J = 25$ °C and limits in **boldface type** apply over full operating range. Unless otherwise specified: $V_{CC} = +2.2V$ to 5.5V.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER SU	PPLY		·			
V _{CC}	Operating Voltage	LM3704	1.0		5.5	.,
Range: V _{CC}		LM3705	1.2		5.5	V
I _{CC}	V _{CC} Supply Current	All inputs = V _{CC} ; all outputs floating		28	50	μΑ
RESET THE	RESHOLD		·			
V _{RST}	Reset Threshold	V _{CC} falling	-0.5		+0.5	
			-2	V_{RST}	+2	%
		V_{CC} falling: $T_A = 0$ °C to 70°C	-1.5		+1.5	
V_{RSTH}	Reset Threshold Hysteresis			0.0032•V _{RST}		mV
t _{RP}	Reset Timeout Period	Reset Timeout Period = A Reset Timeout Period = B Reset Timeout Period = C Reset Timeout Period = D	1 20 140 1120	1.4 28 200 1600	2 40 280 2240	ms
t _{RD}	V _{CC} to Reset Delay	V _{CC} falling at 1mV/µs		20		μs
RESET (LM	3705)		•			
V _{OL}	RESET	V _{CC} > 2.25V, I _{SINK} = 900μA			0.3	
		V _{CC} > 2.7V, I _{SINK} = 1.2mA			0.3	V
		V _{CC} > 4.5V, I _{SINK} = 3.2mA			0.4	
V_{OH}	RESET	$V_{CC} > 1.2V$, $I_{SOURCE} = 50\mu A$	0.8 V _{CC}			
		$V_{CC} > 1.8V$, $I_{SOURCE} = 150\mu A$	0.8 V _{CC}			
		$V_{CC} > 2.25V$, $I_{SOURCE} = 300\mu A$	0.8 V _{CC}			V
		$V_{CC} > 2.7V$, $I_{SOURCE} = 500\mu$ A	0.8 V _{CC}			
		$V_{CC} > 4.5V$, $I_{SOURCE} = 800\mu A$	V _{CC} - 1.5V			

Submit Documentation Feedback




LM3704/LM3705 Series Electrical Characteristics (continued)

Limits in the standard typeface are for T_J = 25°C and limits in **boldface type** apply over full operating range. Unless otherwise specified: V_{CC} = +2.2V to 5.5V.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
I _{LKG}	Output Leakage Current	$V_{RESET} = 5.5V$			1.0	μA
RESET (LM	3704)					
V _{OL}	RESET	V _{CC} > 1.0V, I _{SINK} = 50μA			0.3	
		V _{CC} > 1.2V, I _{SINK} = 100μA			0.3	
		$V_{CC} > 2.25V$, $I_{SINK} = 900\mu A$			0.3	
		V _{CC} > 2.7V, I _{SINK} = 1.2mA			0.3	V
		V _{CC} > 4.5V, I _{SINK} = 3.2mA			0.4	V
V_{OH}	RESET	$V_{CC} > 2.25V$, $I_{SOURCE} = 300\mu$ A	0.8 V _{CC}			
		$V_{CC} > 2.7V$, $I_{SOURCE} = 500\mu A$	0.8 V _{CC}			
		$V_{CC} > 4.5V$, $I_{SOURCE} = 800\mu A$	V _{CC} - 1.5V			
PFI/MR						
V_{PFT}	PFI Input Threshold		1.200	1.225	1.250	V
V_{MRT}	MR Input Threshold	MR, Low			0.8	V
		MR, High	2.0			V
V _{PFTH} / V _{MRTH}	PFI/MR Threshold Hysteresis	PFI/ \overline{MR} falling: $V_{CC} = V_{RST MAX}$ to 5.5V		0.0032•V _{RST}		mV
I _{PFI}	Input Current (PFI only)		-75		75	nA
R_{MR}	MR Pull-up Resistance		35	56	75	kΩ
t _{MD}	MR to Reset Delay			12		μS
t _{MR}	MR Pulse Width		25			μS
PFO, LLO	+		<u> </u>			•
V _{OL}	PFO, LLO Output	V _{CC} > 2.25V, I _{SINK} = 900μA			0.3	
	Voltage	V _{CC} > 2.7V, I _{SINK} = 1.2mA			0.3	
		V _{CC} > 4.5V, I _{SINK} = 3.2mA			0.4	.,
V _{OH}		V _{CC} > 2.25V, I _{SOURCE} = 300μA	0.8 V _{CC}			V
		V _{CC} > 2.7V, I _{SOURCE} = 500μA	0.8 V _{CC}			
		V _{CC} > 4.5V, I _{SOURCE} = 800μA	V _{CC} - 1.5V			
LLO OUTPU	JT		,	1	•	
V _{LLOT}	LLO Output Threshold (V _{LLO} - V _{RST} , V _{CC} falling)		1.01•V _{RST}	1.02•V _{RST}	1.03•V _{RST}	V
V_{LLOTH}	Low-Line Comparator Hysteresis			0.0032•V _{RST}		mV
t _{CD}	Low-Line Comparator Delay	V _{CC} falling at 1mV/μs		20		μs



Typical Performance Characteristics



Normalized Reset Threshold Voltage




Figure 4.




Figure 6.





Figure 3.



Max. Transient Duration




Figure 7.



Typical Performance Characteristics (continued) Low-Line Comparator Propagation Delay vs Temperature




Figure 8.



CIRCUIT INFORMATION

RESET OUTPUT

The Reset input of a μP initializes the device into a known state. The LM3704/LM3705 microprocessor supervisory circuits assert a forced reset output to prevent code execution errors during power-up, power-down, and brownout conditions.

 $\overline{\text{RESET}}$ is ensured valid for $V_{CC} > 1V$. Once V_{CC} exceeds the reset threshold, an internal timer maintains the output for the reset timeout period. After this interval, reset goes high. The LM3704 offers an active-low $\overline{\text{RESET}}$; The LM3705 offers an active-high RESET.

Any time V_{CC} drops below the reset threshold (such as during a brownout), the reset activates. When V_{CC} again rises above the reset threshold, the internal timer starts. Reset holds until V_{CC} exceeds the reset threshold for longer than the reset timeout period. After this time, reset releases.

The Manual Reset input (MR) will initiate a forced reset also. See the MANUAL RESET INPUT (MR) section.

RESET THRESHOLD

The LM3704/LM3705 family is available with a reset voltage of 3.08V. Other reset thresholds in the 2.20V to 5.0V range, in steps of 10 mV, are available; contact Texas Instruments for details.

MANUAL RESET INPUT (MR)

Many μP -based products require a manual reset capability, allowing the operator to initiate a reset. The \overline{MR} input is fully debounced and provides an internal 56 k Ω pull-up. When the \overline{MR} input is pulled below $V_{\underline{MRT}}$ (1.225V) for more than 25 μs , reset is asserted after a typical delay of 12 μs . Reset remains active as long as \overline{MR} is held low, and releases after the reset timeout period expires after \overline{MR} rises above $V_{\underline{MRT}}$. Use \overline{MR} with digital logic to assert or to daisy chain supervisory circuits. It may be used as another low-line comparator by adding a buffer.

POWER-FAIL COMPARATOR (PFI/PFO)

The PFI is compared to a 1.225V internal reference, V_{PFT} . If PFI is less than V_{PFT} , the Power Fail Output \overline{PFO} drops low. The power-fail comparator signals a falling power supply, and is driven typically by an external voltage divider that senses either the unregulated supply or another system supply voltage. The voltage divider generally is chosen so the voltage at PFI drops below V_{PFT} several milliseconds before the main supply voltage drops below the reset threshold, providing advanced warning of a brownout.

The voltage threshold is set by R₁ and R₂ and is calculated as follows:

$$V_{PFT} = \left(\frac{R1 + R2}{R2}\right) \times 1.225V$$

Note this comparator is completely separate from the rest of the circuitry, and may be employed for other functions as needed.

LOW-LINE OUTPUT (LLO)

The low-line output comparator is typically used to provide a non-maskable interrupt to a μP when V_{CC} begins falling. LLO monitors V_{CC} and goes low when V_{CC} falls below V_{LLOT} (typically 1.02 • V_{RST}) with hysteresis of 0.0032 • V_{RST} .

SPECIAL PRECAUTIONS FOR THE DSBGA PACKAGE

As with most integrated circuits, the LM3704 and LM3705 are sensitive to exposure from visible and infrared (IR) light radiation. Unlike a plastic encapsulated IC, the DSBGA package has very limited shielding from light, and some sensitivity to light reflected from the surface of the PC board or long wavelength IR entering the die from the side may be experienced. This light could have an unpredictable affect on the electrical performance of the IC. Care should be taken to shield the device from direct exposure to bright visible or IR light during operation.

Submit Documentation Feedback



DSBGA MOUNTING

The DSBGA package requires specific mounting techniques which are detailed in Texas Instruments Application Note AN-1112 (SNVA009). Referring to the section **Surface Mount Technology (SMT) Assembly Considerations**, it should be noted that the pad style which must be used with the 9-pin package is the NSMD (non-solder mask defined) type.

For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device.

TEST CIRCUIT DIAGRAMS

Timing Diagrams




Figure 9. LM3704 Reset Time with \overline{MR}




Figure 10. LLO Output






Figure 11. PFI Comparator Timing Diagram

Typical Application Circuits




Figure 12. Monitoring Two Critical Supplies






Figure 13. Monitoring Two Supplies plus Manual Reset





Figure 14. Monitoring Dual Supplies plus External Fault Input



 $\overline{\text{MR}}$ input with its 1.225V nominal threshold, may monitor an additional supply voltage. An internal 56 k Ω pull-up resistor is included on this input.

Figure 15. Microprocessor Supervisor with Early Warning Detector






Figure 16. LM3705 Power-On Delay




Figure 17. LM3705 Power-On Delay with Overvoltage Protection






Figure 18. Regulator/Switch with Long-Term Overvoltage Lockout Prevents Overdissipation in Linear Regulator




Figure 19. Switch Debouncer





8-Oct-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3704XCMM-308/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R35B	Samples
LM3704YCMM-232/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		R76B	Samples
LM3704YCMM-308/NOPB	ACTIVE	VSSOP	DGS	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R48B	Samples
LM3704YCMMX-308/NOPB	ACTIVE	VSSOP	DGS	10	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R48B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

8-Oct-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Sep-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3704XCMM-308/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3704YCMM-232/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3704YCMM-308/NOPB	VSSOP	DGS	10	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LM3704YCMMX-308/NOP B	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 2-Sep-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3704XCMM-308/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM3704YCMM-232/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM3704YCMM-308/NOPB	VSSOP	DGS	10	1000	210.0	185.0	35.0
LM3704YCMMX-308/NOP B	VSSOP	DGS	10	3500	367.0	367.0	35.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity