## Minimal OpenRISC System on Chip

# **Synthesis Examples**

Note: different constraint files for different boards → inside of backend directory

### 1. Spartan 3A DSP 1800

- a) minsoc/rtl/verilog/minsoc defines.v
  - > no definitions change, ready to go
- b) minsoc/rtl/verilog/or1200/rtl/verilog/or1200 defines.v (optional, reduce logic use)
  - uncomment `define OR1200\_XILINX\_RAMB16

## 2. Spartan 3E Starter Kit no Ethernet

- a) minsoc/rtl/verilog/minsoc defines.v
  - > comment `define SPARTAN3A
  - > uncomment `define SPARTAN3E
  - ➤ change CLOCK DIVISOR from 5 to 2
  - > comment `define ETHERNET
- b) minsoc/rtl/verilog/or1200/rtl/verilog/or1200 defines.v
  - uncomment 'define OR1200 XILINX RAMB16
  - > uncomment 'define OR1200 NO DC
  - > uncomment 'define OR1200 NO IC
  - > uncomment 'define OR1200 NO DMMU
  - > uncomment 'define OR1200 NO IMMU

#### 3. Spartan 3E Starter Kit with Ethernet

- a) Synthesis properties:
  - Optimization Goal: Area
  - > Optimization Effort: High
- b) minsoc/rtl/verilog/minsoc defines.v
  - > comment `define SPARTAN3A
  - > uncomment `define SPARTAN3E
  - ➤ let CLOCK DIVISOR at 5
  - ➤ change MEMORY ADR WIDTH from 13 to 12
  - > uncomment `define ETHERNET

- > comment 'define UART
  - this is not necessary, though you will get 99% device usage if not commenting, 89% otherwise.
- c) minsoc/rtl/verilog/or1200/rtl/verilog/or1200\_defines.v
  - uncomment 'define OR1200 XILINX RAMB16
  - > uncomment 'define OR1200 NO DC
  - > uncomment 'define OR1200 NO IC
  - > uncomment 'define OR1200 NO DMMU
  - > uncomment 'define OR1200 NO IMMU
  - comment `define OR1200 MULT IMPLEMENTED
  - comment `define OR1200 MAC IMPLEMENTED
  - > comment 'define OR1200 PM IMPLEMENTED
  - > comment 'define OR1200 CFGR IMPLEMENTED
- d) minsoc/rtl/verilog/ethmac/rtl/verilog/eth defines.v
  - > uncomment 'define ETH FIFO XILINX
  - uncomment `define ETH XILINX RAMB4
- e) Collateral effects:
  - > from sw/support/Makefile.inc line 7:
    - GCC OPT=-mhard-mul -g to GCC OPT=-msoft-mul -g
  - > change sw/support/orp.ld:
    - ram: LENGTH = from 0x00006E00 to 0x00002E00
    - this is not much memory, I recommend the inclusion of the wb\_ddr project to minsoc to use your DDR SRAM memory
  - > change sw/support/board.h
    - IN\_CLK to 10000000 //(10MHz) this will make the simulation have problems with the uart output but will work on implementation
    - STACK SIZE to 0x00180
    - UART\_BAUD\_RATE to 9600 //baudrate 115200 leads to a high baudrate skew due to a truncation. PC cannot recognize the output
  - reduce sw/eth.c
    - remove lines 230-231
    - remove lines 215-220
    - remove line 206
    - remove line 202

- change uart print long to uart print short, line 162
- change lines 98 and 99 to char tx\_data[64] and char rx\_data[64]
- remove lines 53-70 void uart print long(unsigned int ul) {}
- remove lines 31-42 void uart interrupt(){}
- f) Further area optimization possibilities: (not necessary, DON'T DO)
  - > Turn off: pic, tick timer or debug unit

#### 4. Altera Devices

- a) minsoc/rtl/verilog/minsoc defines.v
  - > uncoment 'define ALTERA FPGA
  - > comment 'define XILINX FPGA
  - > comment `define SPARTAN3A
  - > select your memory amount "`define MEMORY ADR WIDTH 13"
  - ➤ choose a clock division for your global clock related to your design max speed by changing the definition: "`define CLOCK\_DIVISOR 5". Since you have an Altera device please use only even numbers for the division, odd numbers are going to be rounded down.
  - ➤ Define your RESET polarity uncommenting "`define POSITIVE\_RESET" or "`define NEGATIVE RESET" and commenting the other.
- b) minsoc/rtl/verilog/or1200/rtl/verilog/or1200 defines.v
  - > uncomment 'define OR1200 ALTERA LPM
  - include 'define OR1200 ALTERA LPM XXX