#### **AUTHOR**

Stanislav Zhelnio <a href="https://github.com/zhelnio">https://github.com/zhelnio</a>

## MAIN FEATURES

- very simple;
- up to 64 interrupts with independent interrupt vectors;
- the count of interrupts can be customized;
- two types of interrupt channels: direct channel and sense channel. The second type can be tuned to take only the low signal value, any logical change of input signal, the falling edge of input signal, or the rising edge of input signal.
- up to 32 sense channel interrupts:
- full support of microAptiv™ external interrupt controller operation options: 'Explicit Vector Number' and 'Explicit Vector Offset' the interrupt handler offset can be directly transmitted to the CPU. For details see the chapter 5.3.1.3 in 'MIPS32® microAptiv™ UP Processor Core Family Software User's Manual, Revision 01.02';
- merged to MIPSfpga+ github project: https://github.com/MIPSfpga/mipsfpga-plus
- EIC usage example was included to mipsfpga-plus/programs/07\_iec
- there is a standalone github project for controller debug: https://github.com/zhelnio/ahb\_lite\_eic
- to enable EIC uncomment option 'MFP USE IRQ EIC' in mfp ahb lite matrix config.vh to set other setting use mfp eic core.vh
- to enable 'Explicit Vector Offset' option uncomment 'EIC\_USE\_EXPLICIT\_VECTOR\_OFFSET' in **mfp\_eic\_core.vh** and set 'assign eic offset = 1'b1;' in **m14k cpz eicoffset stub.v**

#### FILES

mfp\_eic\_core.v IEC core;

mfp\_eic\_core.vh main configuration file (see comments inside);

mfp\_eic\_handler.v contains the logic to convert interrupt number to calling handler parameters: priority, vector number, offset;

mfp\_eic\_priority\_encoder.v tree structure of priority encoders;

mfp\_ahb\_lite\_eic.v top-level module, contains the interface to the system bus.

### REGISTER DESCRIPTION

Name **EIC\_REG\_EICR** 

Number 1

Description external interrupt control register

Operations read, write

EICE enable external interrupt controller (asserts SI\_EICPresent signal )

- external interrupt controller disabled
- external interrupt controller enabled

Name EIC\_REG\_EIMSK\_0, EIC\_REG\_EIMSK\_1

Number 2, 3

Description external interrupt mask register

Operations read, write

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IE31																															IEO
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IE63																															IE32

IEn enable external interrupt n

0 - external interrupt disabled1 - external interrupt enabled

Name EIC\_REG\_EIFR\_0, EIC\_REG\_EIFR\_1

Number 4,

Description external interrupt flag register

Operations read, write

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF31																															IF0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IF63																															IF32

IFn interrupt request **n** is waiting for processing

0 - no interrupt request

1 - interrupt request is waiting for processing

Name EIC\_REG\_EIFRS\_0, EIC\_REG\_EIFRS\_1

Number 6, 7

Description external interrupt flag register, bit set

Operations write only

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF31																															IF0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IF63	_	01	00	33	36	37	30	33	34	33	32	31	30	43	40	47	40	43	44	43	42	41	40	33	36	37	30	33	34	33	1F32

IFn set interrupt flag n

0 - ignored

1 - set interrupt flag

Name EIC\_REG\_EIFRC\_0, EIC\_REG\_EIFRC\_1

Number 8,

Description external interrupt flag register, bit clear

Operations write only

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IF31																															IF0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IF63																															IF32

IFn clear interrupt flag n

0 - ignored

1 - clear interrupt flag

Name EIC\_REG\_EISMSK\_0, EIC\_REG\_EISMSK\_1

Number 10, 11

Description external interrupt sense mask register

Operations read, write

. 3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SI1	16																													S	10
-	53	62	61	60	50	5.0	57	56	55	5/1	52	52	51	50	10	18	47	16	45	11	43	12	11	40	30	38	27	36	25	34	33	22
Ė	SIS		01	00	33	36	37	30	]	34	),	32	71	30	43	40	47	40	43	44	43	42	41	40	33	30	37	30	33	34		17

SIn sense mask for channel n - only for sense channels

the low level of input signal generates an interrupt request
any logical change of input signal generates an interrupt request

10 - the falling edge of input signal generates an interrupt request

11 - the rising edge of input signal generates an interrupt request

Name **EIC\_REG\_EIIPR\_0, EIC\_REG\_EIIPR\_1** 

Number 12, 13

Description external interrupt input pin register

Operations read only

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IP31																															IP0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IP63																															IP32

IP**n** interrupt **n** input pin state

# MIPSfpga+ External Interrupt Controller (IEC)

Name EIC\_REG\_EIACM\_0, EIC\_REG\_EIACM\_1

Number 14, 15

Description external interrupt auto clear mask register

Operations read, write

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF31																															CF0
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
CF63																															CF32

CFn clear interrupt flag n

0 - automatic clear function is disabled for interrupt **n** 

- automatically clear interrupt **n** flag after signal **SI\_IAck** receiving