$uartICE40-A synchronous\ receiver/transmitter\ for\ iCE40\ FPGAs$

Baard Nossum

July 20, 2016

Contents

Co	onten	ts	i
1	1.1	oduction Features	
2		level	2
3	Trai	nsmit module	3
	3.1	High level implementation	3
	3.2	Low level implementation	4
4		eive module	7
	4.1	High level implementation	7
		Low level implementation	
5	The	dividers	11
	5.1	High level implementation	11
	5.2	Low level implementation	12

6	6.1		r evel implementation . vel implementation .											
7	Test	bench												15
	7.1	What	do we test?	 	 									15
	7.2	Test be	ench proper	 	 									15
	7.3	Use of	the test bench	 	 									19
8	ICE	stick												20
	8.1	Compi	lation results	 	 									22
		8.1.1	Synplify, low level .	 	 									22
		8.1.2	Synplify, high level .	 	 									23
9	Con	clusion	1											24

Introduction

1.1 Features

- Specifically written for iCE40
- Easy to use
- Small footprint, 32 (default) or 34 logicCells
- Format is hardcoded: 8 data bits, no parity, one stop bit (8N1)
- Samples RX pin 8 (default) or 16 times per bit period

A note on nomenclature

In practical terms, the usart¹ is nearly always used asynchronously, with 8 data bits. There are still applications that relies on 1 or 2 stop bits, and odd or even parity, but a large majority of applications uses 1 stop bit, no parity. The module described in this paper should perhaps be called an art (asynchronous receiver/transmitter), but I bow to conventions and call the module an "uart".

1.2 Project scope and documentation

Two verilog source code files, uartICE40 and uartICE40hl are the results of this project. The rest of the files are just there to verify that those two files are correct. The files uartICE40 and uartICE40hl should be functionally identical. While uartICE40 is written using primitives of the iCE40 architecture, the corresponding "high-level" uartICE40hl is syntetized from standard Verilog. Motivation for two different implementations is simply that it is cumbersome to understand a low level implementation that relies on explicitly instantiated LUTs. FPGA projects often have many dependencies, and files. Users of the two files above will need to move the files to relevant locations,

Documentation and code is generated using noweb.² It is a paradox that documentation of such a small and easy module extends to 24 pages.

¹usart: Universal, synchronous/asynchronous receiver transmitter. This implies that it can be used synchronous with an external clock. "universal" denotes that one can select the number of data bits and stop bits, and whether (odd or even) parity is to be used or not.

²For those unfamiliar with noweb - it is a tool that allow writing of documentation and of code in the same textfile. A definite advantage is that the code that is documented is indeed the code that is generated.

Top level

uartICE40 has the following interface:

```
\langle module \ head \ 2a \rangle \equiv
2a
                                                                                                  (14)
          module uartICE40
            # (parameter SUBDIV16 = 0, // Examine rx line 16 or 8 times per bit
                ADJUSTSAMPLEPOINT = 0 // Set to 1 when bitrate*8/clk < 2 (SUBDIV16 = 0),
                                        // or bitrate*16/clk < 2 (for SUBDIV16 = 1).
                ) (
                                clk, //
                                            System clock
                   input
                                bitxce, // High 1 clock cycle 8 or 16 times per bit
                  input
                   input
                                load, //
                                            Time to transmit a byte. Load transmit buffer
                  input [7:0]
                               d, //
                                            Byte to load into transmit buffer
                   input
                                rxpin, //
                                            Connect to receive pin of uart
                                txpin, //
                  output
                                            Connect to INVERTED transmit pin of uart
                                txbusy, // Status of transmit. When high do not load
                  output
                                bytercvd, //Status receive. True 1 clock cycle only
                  output
                  output [1:0] rxst, //
                                            Testbench need access to receive state machine
                  output [7:0] q //
                                            Received byte from serial receive/byte buffer
```

uartICE40 top module instantiates three submodules. It does not contain any code itself. To limit typing, I use the verilog mode of emacs. Verilog source files are expanded so that the source code is usable to those programmers that do not use emacs.

```
2b \( \langle module body 2b \rangle = \\ /*AUTOWIRE*/ \\ \quarttx_m \quarttx_i \( /*AUTOINST*/ \); \\ \quarttx_m \quarttx_i \( /*AUTOINST*/ \); \\ \quartxxdiv_m \( #( \text{.ADJUSTSAMPLEPOINT} \), \\ \quartsxdiv_i \\ \( (/*AUTOINST*/ \); \\ \quare endmodule \)
```

To use uartICE40 in a project, only the interface above really need to be respected. Unless you want to know how it's innards work, you can stop reading now.

Transmit module

A uart transmitter is very simple. Basically we load a shift register with the byte to transfer, and shift the byte out one and one bit. Before shifting out the first (lsb) data bit, we must shift out the start bit. After the byte has been shifted out, we must shift out the stop bit. A status output tells if the transmit module is busy.

3.1 High level implementation

3

The interface to the transmit module has the system clock as input. When data is to be loaded, it is given to this module on the 8-bit d input, qualified by load. This module should shift each txce clock cycle. txce is logically or'ed with load. The shift register is 10 bits: The transmit shift register only changes when we load data, or when txce is active. When this happens, we do the following:

- iCE40 FPGAs starts up with all flip-flops (FF) cleared. At power-up, I want the uart to be inactive. The easiest way to do this is probably to *invert* the pin output. But then we must compensate by inverting the data byte during load.
- If the shift register is not completely empty, or if we are loading the shift register, the transmit module is busy.
- Loading of the shift register is asynchronous to shifting, a FF is used to synchronize the shift register to txce. This give the txpin output FF.

Symplify or yosys is not able to understand that txbusy can be found out of the carry chain. This module is written this way to better explain the low level implementation in the next section.

3.2 Low level implementation

The transmit part in 12 LogicCells. txpin is to be connected to a pad with *inverted* output. This way uart transmit will go to inactive during power-up. The main idea here is to have a 10-bit shift register. When all bits are shifted out, a fact we find from the carry chain, transmission is done. We also need a FF to synchronize "load" with "txce".

In addition we need a FF to record that the shift regiser is busy. The shift register is busy from the clock cycle after it is loaded, until start of transmit of the stop bit. For continuous transfer, a microcontroller is expected to hook up ~txbusy as an interrupt source. A new byte must then be output in 7/8 bit times. An example: At 12 MHz clock, 115200 bps, a new byte must be written in at most 91 clock cycles to saturate the transmit path. The layout of the low-level implementation is shown in figure 3.1. In an ideal world, the high level description would map into this use of resources, but since the world is less than ideal, we must write it ourselves.

The module head is very similar to the high level implementation. When it comes to variables, a few more are needed:

```
⟨ll uarttx module head 4a⟩≡
                                                                                                (14b)
4a
          module uarttx_m
            (
                          clk, load, loadORtxce,
             input
              input [7:0] d,
             output
                          txpin.
             output
                          txbusy
             );
             genvar
                          i:
                         c_txbusy,c_pp;
             wire
             wire [9:0] c_a,a;
             wire [10:1] cy;
        The stop bit is set when we load, and cleared when we shift. We implement ff <= load | ff*~txce
4b
        ⟨ll uarttx module code 4b⟩≡
                                                                                            (14b) 4c ⊳
              SB_LUT4 #(.LUT_INIT(16'haaaa))
              ff_i(.0(c_a[9]), .I3(1'b0), .I2(1'b0), .I1(1'b0), .I0(load));
```

A generate statement takes care of the shift register with parallel load. Zerodetection takes place in the carry chain:

```
\langle ll \ uarttx \ module \ code \ 4b \rangle + \equiv
                                                                                             (14b) ⊲4b 6a⊳
4c
              generate
                  for ( i = 0; i < 9; i = i + 1 ) begin : blk
                     if ( i == 0 ) begin
                        SB_LUT4 #(.LUT_INIT(16'h55cc))
                        shcmb(\ .0(c_a[i]),\ .I3(load),\ .I2(1'b1),\ .I1(a[i+1]),\ .I0(1'b0));\\
                        SB_CARRY shcy(.CO(cy[i+1]), .CI(1'b0), .I1(1'b1), .I0(a[i+1]));
                     end else begin
                        SB_LUT4 #(.LUT_INIT(16'h55cc))
                        shcmb(\ .0(c_a[i]),\ .I3(load),\ .I2(1'b1),\ .I1(a[i+1]),\ .I0(d[i-1]));\\
                        SB_CARRY shcy(.CO(cy[i+1]), .CI(cy[i]), .I1(1'b1), .I0(a[i+1]));
                     end
                     SB_DFFE r( .Q(a[i]), .C(clk), .E(loadORtxce), .D(c_a[i]));
                 end
```

 $SB_DFFE\ ff_r(\ .Q(a[9]),\ .C(clk),\ .E(loadORtxce),\ .D(c_a[9]));$

endgenerate

```
loadORtxce -----+
load
      ·----|10
                    |----(--| |---+ ff (aka a9) ff <= load | ff*~txce
           ----|I1
            ----|I2 | >
            ----|I3___| +--|CE_|
   | +----|10 |
 +------|I1 |----(--| |---+---|>o--[x]
+--(-----|I2 | | > | pp <= load*pp | ~load*txce&cy10*a0
      +---|13___|
                                     | ~load&~txce&pp
                         +--|CE_|
            cy10
                                   cy10 = cy9
         /cy\
         111
  +-----(((---|10
                    ----(--| |---+ txbusy <= load | ~load*txce*cy9 |
  | 0 --+((---|I1
       1 ---+(---|I2 | | > |
                                           ~load&~txce&txbusy
        +---|I3___| +--|CE_|
           cy9
                                    cy9 = a1 | a2 | a3 | a4 | a5 |
                                          a6 | a7 | a8 | a9
          /cy\
          111
       d7 -(((---|I0
      ff -+((---|I1 |----(--| |---+ a8 <= load&~d7 | ~load&txce&ff |
1 --+(---|I2 | | > | | ~load&~txce&a8
 1 1
   +----(---|I3___|
                         +--|CE_| | cy8 = a1 | a2 | a3 | a4 | a5 |
   1
     |cy8
                                 | a6 | a7 | a8
   ~load&~txce&a7
   :
                                    a6 <= load&~d5 | ~load&txce&a7 |
   : :
  ~load&~txce&a6
                                   a5 <= load&~d4 | ~load&txce&a6 |
          111
   | d1 -(((---|I0
                                      ~load&~txce&a5
     +----+((---|I1 |----(--| |---+ a4 <= load&~d3 | ~load&txce&a5 |
1 ---+(---|I2 | > | | ~load&~txce&a4
      ·----(---|I3___|
                         +--|CE_|
                                 | a3 <= load&~d2 | ~load&txce&a4 |
   Τ
           cy2
                                        ~load&~txce&a3
     | /cy\
                                        ~load&~txce&a2
                                   cy2 = a1 | a2
   1 1
          111
   | d0 -(((---|I0 |
     +----+((---|I1
                    |----(--| |---+ a1 <= load&~d0 | ~load&txce&a2 |
      1 ---+(---|I2 | | >
                               | | ~load&~txce&a1
                         +--|CE_| |
                                 | cy1 = a1
          /cy\
          \Pi\Pi
   ||| 0-|I0
     +----+((---|I1 |----(--| |---+ bb <= load | ~load&txce&a0 | 1 ---+(---|I2 | | > | | ~load&~txce&bb (aka a0
                                       ~load&~txce&bb (aka a0)
   +----(---|I3___|
                         +-- | CE_|
           gnd
```

Figure 3.1: The transmit module in it's low-level version

Transmit is busy from the cycle after load, until the cycle where transmission of the stop bit starts. An implication is that the unit feeding the transmitter has a rather short window to write a new byte if continuous transmission is desired. txbusy <= load | (~load & |a[9:1]) | (~load&~txce&txbusy) is implemented. Note that carry is transported unchanged across this LUT.

Finally we have the syncronisation stage. $pp <= load*pp | \sim load*txce&cy10*a0 | \sim load&\sim txce&pp is implemented.$

Receive module

4.1 High level implementation

7

The receive module consists of a receive state machine and a receive shift regiser. See page 8 for the receive state machine.

```
\langle hl\ uartrx\ module\ 7 \rangle \equiv
                                                                                            (14a)
   module uartrx_m
    # (parameter HUNT = 2'b00, GRCE = 2'b01, ARMD = 2'b10, RECV = 2'b11 )
       input
                         clk,rxce,rxpin,
       output
                         bytercvd,
       output [1:0]
                      rxst,
      output reg [7:0] q
      uartrxsm_m #(.HUNT(HUNT), .GRCE(GRCE), .ARMD(ARMD), .RECV(RECV))
      rxsm(// Inputs
           .lastbit( q[0] ),
           /*AUTOINST*/);
      always @(posedge clk)
        if ( rxce )
          q \leftarrow (rxst == ARMD) ? 8'h80 : (rxst == RECV) ? {rxpin,q[7:1]} : q;
  endmodule
```

8

Each rxce, if the state machine is in state ARMD, the shift register is initiated to 8'h80. If we are receiving, the shift register is shifted. Otherwise the shift register is held.

By initiating the shift register to 8'h80, we know a complete byte is received when a 1'b1 is shifted out of the shift register, so we need no counter for the number of received bits.

High level receive state machine

The states of the state machine is encoded as parameters to avoid polluting the name space. When rxce is active (in general 8 or 16 times per bit), the state machine may change state. But note that rxce is active every cycle when the state machin is in states GRCE and HUNT.

```
⟨hl uartrx state machine module 8⟩≡
                                                                                         (14a)
  module uartrxsm m
    # ( parameter HUNT = 2'b00, GRCE = 2'b01, ARMD = 2'b10, RECV = 2'b11 )
                        clk,rxce,rxpin,lastbit,
     (input
      output
                        bytercvd,
      output reg [1:0] rxst
      );
      reg [1:0]
      always @(/*AS*/) begin
        casez ( {rxst,rxpin,lastbit,rxce} )
           {HUNT,3'b1??} : nxt = HUNT;
          {HUNT,3'b0?0} : nxt = HUNT;
           \{HUNT,3'b0?1\} : nxt = ARMD;
           \{ARMD,3'b??0\} : nxt = ARMD;
          {ARMD,3'b0?1} : nxt = RECV;
           {ARMD,3'b1?1} : nxt = HUNT; // False start bit.
           {RECV,3'b??0} : nxt = RECV;
          {RECV,3'b?01} : nxt = RECV;
          {RECV,3'b?11} : nxt = GRCE;
           {GRCE,3'b??0} : nxt = GRCE;
           \{GRCE, 3'b0?1\} : nxt = HUNT; // Stop bit wrong, reject byte.
          {GRCE,3'b1?1} : nxt = HUNT; // Byte received
        endcase
      end
     always @(posedge clk)
       rxst <= nxt:
      assign bytercvd = (rxst == GRCE) && rxpin && rxce;
  endmodule
```

When hunting for a start bit (HUNT), if the rxpin is low, the state machine transitions into the armed state (ARMD). After 1/2 bit time, rxpin is resampled. If it is low, we conclude a start bit has been seen. If the input is noisy, this is likely to be a bad implementation, but easily corrected by applying a digital low-pass filter on the rxpin.

After the last data bit has been sampled, we need a way to get back to HUNT for the next byte. We can not go directly to HUNT because we are in the middle of the last data bit, which may very well be a 1'b0, and would be mistaken for the start of a start bit. There are several ways to handle this situation

- We can stupidly sample one more bit, it should be high (the frame bit), and we then give an information of a failed frame bit if it turns out to be low.
- We can change how we detect the start of a start bit, and demand a high to low transition on the receive line.




Figure 4.1: Small sketch of receive shift register

• We can go to a state GRCE after sampling the last data bit, and change how we generate rxce. If we generate rxce each clock cycle we are in state GRCE and monitor the receive line, we can go to state HUNT when we see a transition on the receive line to 1'b1.

We do the last, with an added twist – rxce will only be high when we are in state HUNT if rxpin is high. This implies that as long as a faulty stop bit lies low, we will not get to state ARMD.

After the last data bit has been sampled, the state machine goes to GRCE. The bitclock divider unit know when the receive state machine is in GRCE, and if it sees a high data bit, it will give a rxce, this will then lead to a quicker entry to the HUNT state. This way to treat the stop bit is very permissive. A few cycles of stop bit is all that is needed to put the receiver state machine on its tracks again. A possible disadvantage is that the rxpin will be accessed in two consequtive clock cycles just when a stop bit starts (in case d[7] was low), and on a noisy line this may then give a false start bit. If this becomes an identified problem, we should implement a digital low-pass filter in front of the uart.

4.2 Low level implementation

A low level version of the state machine need only three LUTs.

```
10a
         ⟨ll uartrx state machine module 10a⟩≡
                                                                                                      (14b)
            module uartrxsm_m
              (input
                             clk,rxce,rxpin,lastbit,
               output
                             bytercvd,
               output [1:0] rxst
               ):
               wire [1:0] nxt_rxst;
               SB_LUT4 #(.LUT_INIT(16'h5303))
               stnxt1\_i( \ .0(nxt\_rxst[1]),.I3(rxst[1]),.I2(rxst[0]),.I1(rxpin),.I0(lastbit));\\
               SB_LUT4 #(.LUT_INIT(16'hf300))
               stnxt0\_i( \ .0(nxt\_rxst[0]), \ .I3(rxst[1]), \ .I2(rxst[0]), \ .I1(rxpin), .I0(1'b0));\\
               SB\_DFFE \ r\_st0(\ .Q(rxst[0]),\ .C(clk),\ .E(rxce),\ .D(nxt\_rxst[0]));\\
               SB_DFFE r_st1( .Q(rxst[1]), .C(clk), .E(rxce), .D(nxt_rxst[1]));
               SB_LUT4 #(.LUT_INIT(16'h0080))
               bytercvd_i( .0(bytercvd), .I3(rxst[1]), .I2(rxst[0]), .I1(rxpin), .I0(rxce));
         The receive state machine is assembled with the shift register, implemented in a generate loop.
         Total size 11 logicCells.
10b
         \langle ll \ uartrx \ module \ 10b \rangle \equiv
                                                                                                (14b) 10c ⊳
            module uartrx_m
              (
               input
                             clk,rxce,rxpin,
               output
                             bytercvd,
               output [1:0] rxst,
               output [7:0] q
               );
               genvar
                              i:
               wire [7:0]
                              c_sh;
10c
         \langle ll\ uartrx\ module\ 10b \rangle + \equiv
                                                                                                (14b) ⊲ 10b
               uartrxsm_m rxsm(// Inputs
                                .lastbit( q[0] ),
                                /*AUTOINST*/);
               generate
                  for (i = 0; i < 8; i = i + 1) begin : blk
                     localparam a = i == 7 ? 16'hbfb0 : 16'h8f80;
                     SB_LUT4 #(.LUT_INIT(a))
                     sh( .0(c_sh[i]), .I3(q[i]), .I2(rxst[1]), .I1(rxst[0]),
                          .IO(i==7 ? rxpin:q[i+1]));
```

 $SB_DFFE ext{ shreg}(.Q(q[i]), .C(clk), .E(rxce), .D(c_sh[i]));$

end endgenerate endmodule

The dividers

An important input to the uart is the bitxce clock. It is used to increment a free-running 3 or 4 bit counter destined for the transmit module. It is also used to increment a 3 or 4 bit resettable counter destined for the receive module.

When the transmission rate of the uart is close to clk/8 (or clk/16), we reset the rxce counter to 5 (or 9) rather than to 4 (or 8). This fine-adjustment places sampling of bits closer to the middle of the window in these cases.

5.1 High level implementation

```
\langle hl \ uart \ counters \ module \ 11 \rangle \equiv
                                                                                             (14a)
  module rxtxdiv_m
    # (parameter HUNT = 2'b00, GRCE = 2'b01, ARMD = 2'b10, RECV = 2'b11,
        SUBDIV16 = 0, ADJUSTSAMPLEPOINT = 0
      (input
                   clk,bitxce,load,rxpin,
      input [1:0] rxst,
      output
                   loadORtxce,
      output reg rxce
      );
                  rstval = SUBDIV16 ? (ADJUSTSAMPLEPOINT ? 4'b1001 : 4'b1000) :
     localparam
                                         (ADJUSTSAMPLEPOINT ? 3'b101 : 3'b100);
     reg [2+SUBDIV16:0]
                             txcnt,rxcnt;
     always @(posedge clk) begin
         if ( bitxce ) begin
            txcnt <= txcnt + 1;</pre>
            rxcnt <= rxst == HUNT ? rstval : (rxcnt+1);</pre>
         end
         rxce <= ((rxst != HUNT) & (&rxcnt & bitxce) )</pre>
           | ((rxst == HUNT | rxst == GRCE) & rxpin);
     end
      assign loadORtxce = (&txcnt & bitxce) | load;
  endmodule
```

5.2 Low level implementation

A sketch of the implementation (in 9 or 11 logicCells) is seen in figure 5.1.

```
12
        \langle ll \ uart \ counters \ module \ 12 \rangle \equiv
                                                                                                 (14b)
          module rxtxdiv_m
            #( parameter ADJUSTSAMPLEPOINT = 0, SUBDIV16 = 0)
             (input
                           clk,bitxce,load,rxpin,
               input [1:0] rxst,
                           loadORtxce,rxce
               output
              );
              localparam rstval_lsb = ADJUSTSAMPLEPOINT ? 16'haffa : 16'h0550;
             localparam LOOPLIM = SUBDIV16 ? 4 : 3;
             wire [LOOPLIM+1:0] cy,rxcy;
             wire
                                 c_rxce,rst4;
             wire [LOOPLIM-1:0] c_txcnt,txcnt,c_rxcnt,rxcnt;
                                 i:
              assign cy[0] = 1'b0;
              generate
                 for ( j = 0; j < LOOPLIM; j = j + 1 ) begin : blk0
                    SB_LUT4 #(.LUT_INIT(16'hc33c)) i_txcnt1(.0(c_txcnt[j]),
                           .I3(cy[j]), .I2(txcnt[j]), .I1(j==0 ? bitxce:1'b0), .I0(1'b0));
                    SB_CARRY i_cy1(.CO(cy[j+1]),
                            .CI(cy[j]), .I1(txcnt[j]), .I0(j==0 ? bitxce:1'b0));
                    SB_DFF reg1( .Q(txcnt[j]), .C(clk), .D(c_txcnt[j]));
                    if ( j == LOOPLIM-1 ) begin
                       SB_LUT4 #(.LUT_INIT(16'hfaaa))
                       i_txcnt3(.0(loadORtxce),
                            .I3(cy[j+1]),.I2(bitxce), .I1(bitxce),.I0(load));
                       SB_CARRY i_cy3(.CO(rxcy[0]),
                            .CI(cy[j+1]),.I1(bitxce ), .I0(bitxce));
                \operatorname{\mathsf{end}}
             endgenerate
              generate
                 for ( j = 0; j < LOOPLIM; j = j + 1 ) begin : blk1
                    if ( j != LOOPLIM-1) begin
                       SB_LUT4 #(.LUT_INIT(j == 0 ? rstval_lsb : 16'h0550)) i_rxcnt0
                         (.0(c_rxcnt[j]), .I3(rxcy[j]), .I2(rxcnt[j]),.I1(1'b0),.I0(rst4));
                       SB_CARRY i_cy4(.C0(rxcy[j+1]),.CI(rxcy[j]),.I1(rxcnt[j]),.I0(1'b0));
                       SB_LUT4 #(.LUT_INIT(j == (LOOPLIM-1) ? 16'hcffc:16'h0550)) i_rxcntl
                         (.0(c_rxcnt[j]), .I3(rxcy[j]), .I2(rxcnt[j]),.I1(rst4),.I0(1'b0));
                       SB_CARRY i_cy4(.CO(rxcy[j+1]),.CI(rxcy[j]),.I1(rxcnt[j]),.I0(rst4));
                    end
                    SB_DFF reg4( .Q(rxcnt[j]), .C(clk), .D(c_rxcnt[j]));
                    if ( j == LOOPLIM-1 ) begin
                       SB_LUT4 #(.LUT_INIT(16'h0055)) i_rst
                         (.0(rst4), .I3(rxst[1]),
                                                       .I2(1'b0),.I1(bitxce), .I0(rxst[0]));
                       SB_CARRY i_andcy
                         (.CO(rxcy[j+2]),.CI(rxcy[j+1]),.I1(1'b0),.I0(bitxce));
                       SB_LUT4 #(.LUT_INIT(16'hfe30)) i_rxce
                         (.0(c_rxce), .I3(rxcy[j+2]),.I2(rxpin),.I1(rxst[1]),.I0(rxst[0]));
                       SB_DFF regrxce( .Q(rxce), .C(clk), .D(c_rxce));
                    end
                 end
             endgenerate
          endmodule
```

```
rxstate[0] --| I0 | ___
rxstate[1] --| I1 |-| |- rxce = (rxcy & bitxce & (!HUNT) ) |
    rxpin -----| I2 | >__| (GRCE | HUNT) & rxpin)
         +----|_I3_|
          | rxcy & bitxce
                           "(receive count overflow, or rst4) & bitxce"
         /cy\
   bitxce ----((-- I1 Note that carry is not entered into 0 ----(+-- I2 this LUT, but it could be, can move rxst[1]-(--- I3 rxst[1] to I2.
   /cy\
0 -(((---- I0
                                               rxcnt is an up-counter
    rst4 -+((---- I1
                                            ---| |-- rxcnt2
                     ~rst4&(rxcnt2^cy)
  rxcnt2 --(+---- I2
                      | rst4
                                            >__|
         /cy\
   rst4--(((---- I0
                     ~rst4&(rxcnt1^cy) ---| |-- rxcnt1
   0 --+((---- I1
  rxcnt1 --(+---- I2
                                             >__|
         +---- I3
        /cy\
    rst4--(((---- I0
    0 --+((---- I1
                      ~rst4&(rxcnt0^bitxce) ---| |-- rxcnt0
  rxcnt0 --(+---- I2
         +---- I3
         | bitxce
   /cy\
load -(((---- I0
bitxce -+((---- I1
bitxce --(+--- I2 (cy&bitxce) | load = loadORtxce
         +---- I3
       /cy\
                                               txcnt is a up-counter
   0 --(((---- I0
0 --+((---- I1
                           (bitxce^txcnt2^cy)---| |-- txcnt2
  txcnt2 --(+---- I2
          -
        /cy\
   0 --(((---- I0
   0 --+((---- I1
                           (bitxce^txcnt1^cy)---| |-- txcnt1
  txcnt1 --(+---- I2
         +---- I3
        /cy\
   0 --(((---- I0
bitxce --+((---- I1
                           (bitxce^txcnt0^0) ---| |-- txcnt0
 txcnt0 --(+---- I2
         +---- I3
          - 1
         gnd
```

Figure 5.1: Approximative sketch of counters for uart control

All together

6.1 High level implementation

6.2 Low level implementation

Total size is 12+11+9 = 32 logicCells when we oversample 8 times, and 12+11+11 = 34 logicCells when we oversample 16 times.

```
14b \langle ../src/uartICE40.v \ 14b \rangle \equiv

/* A small simple asynchronous transmitter/receiver

For documentation see the wiki pages. */

\langle module \ head \ 2a \rangle

\langle module \ body \ 2b \rangle

\langle ll \ uartx \ module \ head \ 4a \rangle

\langle ll \ uartx \ module \ code \ 4b \rangle

\langle ll \ uartx \ state \ machine \ module \ 10a \rangle

\langle ll \ uartx \ module \ 10b \rangle

\langle ll \ uart \ counters \ module \ 12 \rangle
```

Testbench

A previous implementation of the uart generated the x8 (or x16) bit clock internal to the module. This complicated simulation. Now that the important bitxce input is external to the uart, testing is simplified.

7.1 What do we test?

Two instances of uartICE40 are used, one for tx and one for rx. Transmission of a byte with lsb set to 0, and transmission of a byte with lsb set to 1 is tested first. Then test recovery of the receive unit in case of a glitch (false startbit). Finally we test that a byte where the frame bit is missing is rejected.

We do the tests both for a constantly active txce/rxce and for txce/rxce active one in 8 cycles. We do this for both the high level, and the low level code.

7.2 Test bench proper

```
15
        \langle ../src/tbuartICE40.v 15 \rangle \equiv
                                                                                                     16a ⊳
           module tst:
              reg [31:0] cyclecounter,simtocy,tx_cyclecounter;
              гед
                          load,bytercvd_dly1;
              wire
                          rxpin;
              reg [7:0] d;
              гед
                          seenB;
                          base_clk;
              гед
                          rx_clk;
              гед
                          tx_clk;
              гед
              reg [2:0] bitxce_tx_cnt;
              reg [2:0] bitxce_rx_cnt;
                          glitchline,check_rxst1;
              reg
              localparam char1 = 8'hc1, char2 = 8'h4e;
              localparam SIMTOCY = 100 + 2*8*8*8*10*(1+'SUBDIV16);
              localparam RXCLKSTART = 100;
              localparam subdiv16 = 'SUBDIV16; // From makefile
```

16 Chapter 7. Testbench

We want to instantiate two uarts, one for transmit and one for receive. We then send a character 8'hc1, followed by 8'h4e. Lets start by defining a base clock, and do some initiation:

```
\langle ../src/tbuartICE40.v 15 \rangle + \equiv
16a
                /*AUTOWIRE*/
                always # 20 base_clk = ~base_clk;
                initial begin
                    $dumpfile('TSTFILE);//"obj/tst.lxt"
                    $dumpvars(0,tst);
                                                    simtocy = SIMTOCY; bitxce_rx_cnt <= 0;
cyclecounter <= 0; tx_cyclecounter <= 0</pre>
                                  tx_clk <= 0;
                   d <= 0:
                                 rx_clk <= 0;
                   load <= 0;
                                                                            tx_cyclecounter <= 0;</pre>
                    seenB <= 0; base_clk <= 0; bitxce_tx_cnt <= 0;</pre>
                   check_rxst1 <= 0;</pre>
                                                     glitchline <= 0;</pre>
          We should have a result in not too many cycles:
         \langle ../src/tbuartICE40.v 15 \rangle + \equiv
16b
                                                                                                       ⊲ 16a 16c⊳
                always @(posedge base_clk ) begin
                    cyclecounter <= cyclecounter+1;</pre>
                    if ( cyclecounter > SIMTOCY ) begin
                       if ( simtocy == SIMTOCY )
                         $display("Simulation went off the rails");
                       else
                         $display( "Success" );
                       $finish;
                    tx_clk <= ~tx_clk;</pre>
                    if ( cyclecounter > RXCLKSTART )
                      rx_clk <= ~rx_clk;</pre>
         Feed the transmitting uart.
          \langle ../src/tbuartICE40.v 15 \rangle + \equiv
                                                                                                       ⊲ 16b 16d ⊳
16c
                always @(posedge\ tx\_clk)\ begin
                    tx_cyclecounter <= tx_cyclecounter + 1;</pre>
                    load <= ( tx_cyclecounter == 100 ||
                               tx_cyclecounter == 100 + 8*8*10*(1+'SUBDIV16) ||
                               tx_cyclecounter == 100 + 3*8*8*10*(1+'SUBDIV16) )
                      ? 1'b1 : 1'b0;
         Clumsily present characters to the transmit unit
          \langle ../src/tbuartICE40.v 15 \rangle + \equiv
                                                                                                       ⊲16c 17a⊳
16d
                    if ( tx_cyclecounter == 99 ) begin
                       d <= char1;</pre>
                    end else if ( tx_cyclecounter == 150 ) begin
                       d <= char2;</pre>
                    end
```

17b

At a certain time, glitch the line to introduce a false start bit. We also let the line be low to introduce an erronous frame bit.

A rather weak test to see that the receive unit is in state HUNT after rejecting a false start bit. We check this in the tx clock domain. A similarly weak test to see that we end up in HUNT after rejecting a byte.

```
\langle ../src/tbuartICE40.v 15 \rangle + \equiv
                                                                                       ⊲ 17a 18a⊳
         if ( tx_cyclecounter == 100 + 2*8*8*10*(1+'SUBDIV16)
              + 4*8*(1+'SUBDIV16) ||
              tx_cyclecounter >= 100 + 4*8*8*10*(1+'SUBDIV16)
              + 64*(1+'SUBDIV16) + 2*64 )
           begin
              check_rxst1 <= 1;</pre>
              if ( rxst != 2'b00 ) // Encoding of HUNT is 2'b00.
                begin
                   if (tx\_cyclecounter == 100 + 2*8*8*10*(1+'SUBDIV16)
                        + 4*8*(1+'SUBDIV16))
                     $display( "False start bit not rejected" );
                     $display( "Something wrong at frame error" );
                   $finish;
                end
           end else begin
              check_rxst1 <= 0;</pre>
     end
```

Examine if we have received something:

```
\langle ../src/tbuartICE40.v 15 \rangle + \equiv
18a
                                                                                                    ⊲17b 18b⊳
                always @(posedge rx_clk) begin
                   bytercvd_dly1 <= bytercvd;</pre>
                   if ( bytercvd_dly1 ) begin
                      if ( seenB ) begin
                          if ( q != char2 ) begin
                             $display( "Something wrong2" );
                             simtocy <= cyclecounter+400;</pre>
                          end else begin
                             simtocy <= simtocy-1;</pre>
                          end
                      end else begin
                          if ( q != char1 ) begin
                             $display( "Something is wrong" );
simtocy <= cyclecounter+400;</pre>
                          end else begin
                             //$display("HERE");
                             seenB <= 1;
                          end
                      end
                   end
                end
         For the transmitter:
         \langle ../src/tbuartICE40.v 15 \rangle + \equiv
18b
                                                                                                    ⊲18a 19a⊳
                wire dummy_txpin, dummy_txbusy, dummy_bytercvd;
                wire bitxce_rx, bitxce_tx, dummy_rxpin;
               wire [1:0] dummy_rxst;
               wire [7:0] dummy_q;
                localparam adjsamplept = 'BITLAX;
                assign dummy_rxpin = 0;
                uartICE40
                 #( .SUBDIV16(subdiv16), .ADJUSTSAMPLEPOINT(adjsamplept))
                dut\_tx
                  (// Outputs
                   .bytercvd(dummy_bytercvd),
                   .rxst(dummy_rxst),
                                                         (dummy_q[7:0]),
                   // Inputs
                   .rxpin
                                                         (dummy_rxpin),
                                                         (tx_clk),
                   .clk
                   .bitxce
                                                         (bitxce_tx),
                   /*AUTOINST*/);
```

For the receiver:

19a

```
\langle ../src/tbuartICE40.v 15 \rangle + \equiv
                                                                                         ⊲ 18b 19b⊳
     uartICE40
       #( .SUBDIV16(subdiv16), .ADJUSTSAMPLEPOINT(adjsamplept))
     dut_rx
        (// Outputs
                     dummy_txpin
         .txpin(
         .txbusy(
                     dummy_txbusy
         // Inputs
         .clk (rx_clk ),
         .bitxce(bitxce_rx),
         .load( 1'b0 ),
         .d (0),
         /*AUTOINST*/);
```

I also want to simulate a false start bit. This I do by suitably glitch the line at the top level. The testbench uses a bit-serial loopback. Pads not simulated, so txpin inverted here.

```
19b ⟨../src/tbuartICE40.v15⟩+≡
assign rxpin = ~txpin & ~glitchline;

Provide the 8 or 16 times bitrate clocks:

19c ⟨../src/tbuartICE40.v15⟩+≡
always @(posedge tx_clk)
bitxce_tx_cnt <= bitxce_tx_cnt + 1;
always @(posedge rx_clk)
bitxce_rx_cnt <= bitxce_rx_cnt + 1;
assign bitxce_tx = bitxce_tx_cnt == 0 || 'BITLAX;
assign bitxce_rx = bitxce_rx_cnt == 0 || 'BITLAX;
endmodule
```

7.3 Use of the test bench

I tested the module using the excellent iverilog/gtkwave combination, with a scruffy home-grown simulation library. No attempt is made to provide these elements to other readers. I recommend any users of uartICE40 to do their own testing, in their own environment. The testbench above could be used as a starting point.

Tested

8 variants are tested. Only a few are really well tested, more work, but not now.

tst00.ltx	High-level code	8-times oversampling	bitxce active one of 8 cycles
tst01.ltx	High-level code	8-times oversampling	bitxce active each cycle
tst10.ltx	High-level code	16-times oversampling	bitxce active one of 8 cycles
tst11.ltx	High-level code	16-times oversampling	bitxce active each cycle
ltst00.ltx	Low-level code	8-times oversampling	bitxce active one of 8 cycles
ltst01.ltx	Low-level code	8-times oversampling	bitxce active each cycle
ltst10.ltx	Low-level code	16-times oversampling	bitxce active one of 8 cycles
ltst11.ltx	Low-level code	16-times oversampling	bitxce active each cycle

ICEstick

A top level module is needed for a rudimentary synthetis. This design implement an usart in loopback. Several of the LEDs of the ICEstick is not connected, and will flicker.

```
20a
        ⟨../src/icestickuart.v 20a⟩≡
                                                                                                20b ⊳
           /* Top level that just instantiates a UART in loopback mode in an icestick.
            * Assumtions: 12M clock. 115200 bps. 8N1 format.
            * Note: Needs retesting on hardware after code reorganization.
            */
            * LogicCells:
            * 38 for uart proper
            * 1 for metastability removal rxpin
            * 1 for generation of constant 1'b1.
            * 40 logicCells in total
            */
            PI03_08
            [x] --| |- rxpinmeta1 -| |-| |- rxpin -> UART
            UART - txpin ->| |-|>o-[x] PI003_07
            */
```

Unconfirmed: It seems that yosys has an error that mean that the signal at the top lever, connected input signal, (these instantiated as input pins by SB_IO) must be named as input only.

One LUT is consumed to get a constant 1. A trick to save a LUT would be to get constant 1 from an unbonded pad instead.

```
\langle ../src/icestickuart.v 20a \rangle + \equiv
                                                                                            ⊲ 20b 21b ⊳
21a
               assign cte1 = 1'b1;
         Then follows the pin instantiations
         ⟨../src/icestickuart.v 20a⟩+≡
21b
                                                                                            // Clock pin
              SB_GB_IO clockpin
                ( .PACKAGE_PIN(GBIN6),
                                          .GLOBAL_BUFFER_OUTPUT(clk));
              // Transmit pin
               SB_IO #( .PIN_TYPE(6'b011111)) // OUTPUT_REGISTERED_INVERTED/INPUT_LATCH
              IO tx
                         ( .PACKAGE_PIN(PIO3_07), .OUTPUT_CLK(clk), .D_OUT_0(txpin) );
              // txbusy to LED0
              SB_IO #( .PIN_TYPE(6'b010111)) // OUTPUT_REGISTERED/INPUT_LATCH
              IO_txbusy ( .PACKAGE_PIN(PIO1_14), .OUTPUT_CLK(clk), .D_OUT_0(txbusy) );
               // bitxce to J2 pin 1 for debugging
              SB_IO #( .PIN_TYPE(6'b010111)) // OUTPUT_REGISTERED/INPUT_LATCH
              IO_bitxce ( .PACKAGE_PIN(PIO1_02), .OUTPUT_CLK(clk), .D_OUT_0(bitxce) );
              // Receive pin
              SB_IO #( .PIN_TYPE(6'b000000)) // NO_OUTPUT/INPUT_REGISTERED
                         ( .PACKAGE_PIN(PIO3_08), .INPUT_CLK(clk), .D_IN_0(rxpinmeta1) );
         Metastability reduction. I explicitly instantiate a LUT:
         ⟨../src/icestickuart.v 20a⟩+≡
                                                                                            <21b 21d ⊳
21c
              SB_LUT4 #( .LUT_INIT(16'haaaa))
              \verb|cmb( .0(c_rxpinmeta1), .I3(1'b0), .I2(1'b0), .I1(1'b0), .I0(rxpinmeta1));|\\
              SB_DFF metareg( .Q(rxpin), .C(clk), .D(c_rxpinmeta1));
         We assume to have a 12 MHz clock, and want a bitrate of 115200. Hence we need a prescaler
         \frac{12000000}{115200*8} = 13.02 The easiest way I can think of, is a 5-bit counter that counts the sequence
         4 5 6 7 8 9 0xa 0xb 0xc 0xd 0xe 0xf 0x10
21d
         \langle ../src/icestickuart.v 20a \rangle + \equiv
                                                                                                  ⊲21c
              always @(posedge clk)
                 bitxcecnt <= bitxcecnt[4] ? 5'h4 : bitxcecnt+5'h1;</pre>
               assign bitxce = bitxcecnt[4];
              // The module proper
              uartICE40 uart
                (/*AUTOINST*/);
              // Connect the uart in loopback:
              assign load = bytercvd;
              assign d = q;
           endmodule
           // Local Variables:
           // verilog-library-directories:("." "./fromrefdesign/" )
           // verilog-library-files:("../../PROJ/iCE_simlib/iCE_simlib.v" "uart.v" )
           // verilog-library-extensions:(".v" )
           // End:
```

22 Chapter 8. ICEstick

8.1 Compilation results

8.1.1 Synplify, low level

When using the low level implementation, the following excerpt from the "placer.log" file show the size:

```
Input Design Statistics
   Number of LUTs
   Number of DFFs
                                      35
   Number of Carrys
Number of RAMs
                                      21
                                      0
   Number of ROMs
                                      0
   Number of IOs
   Number of GBIOs
                                      1
   Number of GBs
                                      0
   Number of WarmBoot
   Number of PLLs
                                      0
..snip..
Final Design Statistics
   Number of LUTs
   Number of DFFs
   Number of Carrys
Number of RAMs
Number of ROMs
                                      21
                                      0
   Number of IOs
   Number of GBIOs
                                      1
   Number of GBs
   Number of WarmBoot
                                      0
                                      0
   Number of PLLs
Device Utilization Summary
   LogicCells
                                      41/1280
   PLBs
                                      9/160
   BRAMs
                                      0/16
   IOs and GBIOs
                                      5/96
                                      0/1
```

This was when compiling with Symplify. Design resouce usage is theoretically:

- 32 Uart proper
- 5 Predivider
- 1 Removal of metastability from rxpin
- 1 Generation of constant 1'b1
- 39 Total

This matches the real result.

8.1.2 Synplify, high level

The same excercise for the high-level implementation, copy-paste of pieces of "placer.log":

```
I2053: Starting placement of the design
_____
Input Design Statistics
   Number of LUTs
                                    38
   Number of DFFs
   Number of Carrys
   Number of RAMs
                                   0
   Number of ROMs
   Number of IOs
                                   4
   Number of GBIOs
   Number of GBs
   Number of WarmBoot
                                    0
   Number of PLLs
Phase 1
I2077: Start design legalization
Design Legalization Statistics
   Number of feedthru LUTs inserted to legalize input of DFFs
   Number of feedthru LUTs inserted for LUTs driving multiple DFFs
   Number of LUTs replicated for LUTs driving multiple DFFs
   Number of feedthru LUTs inserted to legalize output of CARRYs
   Number of feedthru LUTs inserted to legalize global signals
   Number of feedthru CARRYs inserted to legalize input of CARRYs
   Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx
   Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx
   Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx
                                                                        0
   Total LUTs inserted
                                                                        9
   Total CARRYs inserted
..snip..
Final Design Statistics
   Number of LUTs
                                    47
   Number of DFFs
   Number of Carrys
                                   3
   Number of RAMs
                                   0
   Number of ROMs
                                    0
   Number of IOs
                                   4
   Number of GBIOs
   Number of GBs
                                    0
   Number of WarmBoot
                                    0
   Number of PLLs
Device Utilization Summary
   LogicCells
                                    48/1280
   PLBs
                                    8/160
   BRAMs
                                    0/16
   IOs and GBIOs
                                    5/96
                                    0/1
I2076: Placer run-time: 11.4 sec.
```

Note that few carry-chain resources are used above. The high-level implementation use LUTs to find out if the transmit buffer is empty.

Chapter 9

Conclusion

The low level implementation uses 32 logicCells, while the high level implementation uses 39 logicCells. This is a lot of effort (and user unfriendly code) for a meagre saving of 7 logiCells. If I had been able to write a good high-level module from the very start, a lot of effort had been saved. However, the high-level module was made *after* the low-level module, and reflects the design choices of the low-level module. A conclusion must be: Think low-level, code high-level.

And this ends the documentation of a simulated and tested small asynchronous receiver/transmitter specifically written for iCE40 FPGAs.