

Milestone 2





Milestone 2


Codec Digital Audio Interface

- I2S Protocol
- Block Aufteilung für Audio Interface Driver
 - I2S_Master Block
 - Path Control
 - I2S Master Design
- Subblocks und Zeitverlaufsdiagramm

Ausbau bis Milestone-2

Digital Audio-Loop Test






Path Control








I2S Digital Audio Interface Protocol






Periode nach der fallenden Flanke von DACLRC bzw. ADCLRC (WS)

Quelle: WM8731L Datasheet Rev4.3

I2S Master Blockdiagram






Audio Frame



Word Select: WS = 48kHz = BCLK/128



i2s Decoder




Counter	01)	1-16	17-63	64	65-80	81-127	
Action	load	shift_l	hold_l		shift_r	hold_r	
SIGNALS							
ws	0 (left)			1 (right)			
shift_I	0	1	0	0	0	0	
shift_r	0	0	0	0	1	0	
load	1	0	0	0	0	0	

¹⁾ Bei Zähler Reset, wird sofort das *load* Signal aktiviert und somit ein gültiges Signal in das Schieberegister geladen (Vermeidung von Knacken nach Reset)



Digital Loop Testbench







```
rst_sim
ini_cod 00
gpi_sim 00 00 00 08
i2s_sim 11 22 33 44
i2s_chk 11 22 33 44
```

zh

12s_sim Procedure

Left channel

```
procedure i2s sim
      variable tv
                      : inout test vect;
      signal ws
                      : in
                               std logic;
      signal bclk
                      : in
                               std logic;
      signal acdat s : out
                              std logic
      ) is
    variable line out : line;
 begin
    acdat s <= 'X';</pre>
    wait until ws = '0';
    wait until bclk = '1';
    wait until bclk = '0';
    --beginn of left channel transmit
    i2sloop1 : for i in 7 downto 0 loop
      acdat s <= tv.arg1(i);</pre>
      wait until bclk = '1';
      wait until bclk = '0';
    end loop i2sloop1;
    i2sloop2 : for i in 7 downto 0 loop
      acdat s <= tv.arg2(i);</pre>
      wait until bclk = '1';
      wait until bclk = '0';
    end loop i2sloop2;
    acdat s <= 'X';</pre>
```

Right channel

```
wait until ws = '1';
wait until bclk = '1';
wait until bclk = '0';
i2sloop3 : for i in 7 downto 0 loop
  acdat s <= tv.arg3(i);</pre>
  wait until bclk = '1';
  wait until bclk = '0':
end loop i2sloop3;
i2sloop4 : for i in 7 downto 0 loop
  acdat s <= tv.arg4(i);</pre>
  wait until bclk = '1';
  wait until bclk = '0';
end loop i2sloop4;
acdat s <= 'X';</pre>
wait until bclk = '1';
wait until bclk = '0';
hwrite(line out, tv.arg1);
hwrite(line out, tv.arg2);
hwrite(line out, tv.arg3);
hwrite(line out, tv.arg4);
write(line out, string'(" WRITTEN TO I2S BUS"));
writeline(OUTPUT, line out);
```

I2S_chk Procedure



```
procedure i2s chk
 (variable tv : inout test vect;
   signal ws
                : in std logic;
  signal bclk: in std logic;
   signal dacdat s: in std logic;
   signal obs data : out std logic vector(31 downto 0))
 variable line out : line;
 variable dacdat reg 1: std logic vector(15 downto 0);
 variable dacdat reg r: std logic vector(15 downto 0);
begin
 wait until ws = '0';
 wait until bclk = '1';
 wait until bclk = '0';
 wait until bclk = '1';
 for abit in 15 downto 0 loop
  dacdat reg l(abit) := dacdat s;
  obs data(31 downto 16) <= dacdat reg l;
  wait until bclk = '0'; wait until bclk = '1';
 end loop; -- abit
 wait until ws = '1';
 wait until bclk = '1';
 wait until bclk = '0';
 wait until bclk = '1';
 for abit in 15 downto 0 loop
  dacdat reg r(abit) := dacdat s;
  obs data(15 downto 0) <= dacdat reg r;
  wait until bclk = '0'; wait until bclk = '1';
 end loop; Zürcher Fachhochschule
```


```
if (
   (tv.arg1(7 downto 0) = dacdat reg l(15 downto 8)) and
   (tv.arg2(7 downto 0) = dacdat reg l(7 downto 0)) and
   (tv.arg3(7 downto 0) = dacdat reg r(15 downto 8)) and
   (tv.arg4(7 downto 0) = dacdat reg r(7 downto 0))
   ) then
   tv.fail flag := false;
   write(line out, string'("AUDIO DATA RECEIVED BY CODEC, O.K. "));
   hwrite(line out, tv.arg1);
   hwrite(line out, tv.arg2);
   hwrite(line out, tv.arg3);
   hwrite(line out, tv.arg4);
   writeline(OUTPUT, line out);
                                    -- write the message
  --writeline(outfile,line out);
  else
   tv.fail flag := true;
   write(line out, string'("ERROR:CODEC RECEIVED WRONG AUDIO DATA"));
   hwrite(line out, dacdat reg l & dacdat reg r);
   write(line out, string'(" EXPECTED "));
   hwrite(line out, tv.arg1);
   hwrite(line out, tv.arg2);
   hwrite(line out, tv.arg3);
   hwrite(line_out, tv.arg4);
   writeline(OUTPUT, line out);
  --writeline(outfile,line out);
  end if:
 end procedure i2s chk;
```


Timing Serial to Parallel Converter



S2P Schieberegister muss mit BCLK=0 schieben

Der Codec gibt Daten bei der fallenden Flanke von BCLK aus. Würde das FPGA die Daten an der gleichen Flanke übernehmen, würde das FPGA diese auf Grund von t_{DD} noch nicht sampeln





Test Conditions

AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, XTI/MCLK = 256fs unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Audio Data Input Timing Inf	ormation		_			
BCLK cycle time	t _{ecy}		50			ns
BCLK pulse width high	t _{всн}		20			ns
BCLK pulse width low	tecu		20			ns
DACLRC/ADCLRC set-up time to BCLK rising edge	t _{LRSU}		10			ns
DACLRC/ADCLRC hold time from BCLK rising edge	t _{LRH}		10			ns
DACDAT set-up time to BCLK rising edge	tos		10			ns
DACDAT hold time from BCLK rising edge	t _{он}		10			ns
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TVP	MAY	LINIT


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCDAT propagation delay from BCLK falling edge	t _{DD}		0		35	ns


Timing Parallel to Serial Converter



P2S Schieberegister muss mit BCLK=1 schieben

Codec übernimmt Daten bei steigender Flanke von BCLK. Die Setupzeit könnte evtl. nicht eingehalten werden, wenn die Daten erst bei der steigenden Flanke von BCLK kommen





Test Conditions

AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, T_A = +25°C, Slave Mode, fs = 48kHz, XTI/MCLK = 256fs unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Audio Data Input Timing Info	ormation					
BCLK cycle time	tecy		50			ns
BCLK pulse width high	t _{BCH}		20			ns
BCLK pulse width low	tecu		20			ns
DACLRC/ADCLRC set-up time to BCLK rising edge	t _{LRSU}		10			ns
DACLRC/ADCLRC hold time from BCLK rising edge	t _{LRH}		10			ns
DACDAT set-up time to BCLK rising edge	tos		10			ns
DACDAT hold time from BCLK rising edge	t _{он}		10			ns

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADCDAT propagation delay	t _{DD}		0		35	ns
from BCLK falling edge						