


Direct Digital Synthesis (DDS)


- Block Partitioning
- Basic Principle
- Implementation Example
- Counter-Length and Increment Calculation
- VHDL Implementation
- MIDI Integration

Milestones 3 bis 5


Tone Generator und MIDI-Interface



DDS: Basic Principle



Frequency of a synthesized Sinus




f_s = audio sample frequency
 L = length of LUT
 n = index for phase counter
 f_{sig} = signal frequency

$$f_{sig} = \frac{1}{T_{sig}}$$

$$T_{sig} = L \cdot T_s$$

$$f_{sig} = \frac{f_s}{L}$$


Amplitude of a Synthesized Sinus



L = length of LUT
 n = index of sample
 A = max. amplitude



$$x_{DDS}[n] = A \cdot \sin\left(n \cdot \frac{2\pi}{L}\right)$$

LUT Address Generation with Modulo Counter



$$f_{sig} = \frac{f_s}{L}$$


f_{sig} for counter
Increment = 1




f_s = audio sample frequency
 L = length of LUT
 n = index for modulo counter
 f_{sig} = signal frequency

Example when LUT Length $L=20$


using $M=\Delta n=1$




using $M=\Delta n=2$



using $M=\Delta n=4$




Controlling Frequency of f_{sig}




Phase Counter

$$f_{sig} = \frac{f_s}{L} M$$

f_{sig} for counter
Increment = M




f_s = audio sample frequency
M = phase increment value
L = length of LUT
n = index for phase counter
 f_{sig} = signal frequency



Proposal for LUT Implementation


$N_{\text{LUT}} = 8\text{-bits}$ (lut_sinus length $L = 256$ entries)

$N_{\text{RESOL}} = 13\text{-bits}$ (signed = $-4096..+4095$)



Generated in Matlab with script: `generate_lut.m`

Required ROM size




$$= A \cdot \sin\left(n \cdot M \cdot \frac{2\pi}{L}\right) =$$
$$4096 \cdot \sin\left(n \cdot M \cdot \frac{2\pi}{256}\right)$$

$$LUT_size = 2^8 \cdot 13 = 3'328 \text{ bits}$$

Available Memory Bits in 4CE-115 FPGA = 3'888'000 bits

Resulting Frequency Steps

when $N_LUT = 8$ bits



Which frequency is synthesised with update on phase counter every $F_s = 48\text{kHz}$ and:

$$f_{sig} = F_s \cdot \frac{M}{L} = 48k \cdot \frac{M}{256}$$

➤ $M=1$... $\Rightarrow f_{sig} = 187,5\text{Hz}$

➤ $M=2$... $\Rightarrow f_{sig} = 375\text{Hz}$

➤ $M=3$... $\Rightarrow f_{sig} = 562,5\text{Hz}$

Keyboard Tasten vs. Frequenzen

-- Piano Mid-Octave (white keys)

-- DO-C4 tone ~261.63Hz
-- RE_D4 tone ~293.66Hz
-- MI_E4 tone ~329.63Hz
-- FA_F4 tone ~349.23Hz
-- SOL_G4 tone ~392.00Hz
-- LA_A4 tone ~440.00Hz
-- SI_B4 tone ~493.88Hz
-- DO_C5 tone ~523.25Hz





FIGURE 22-4

The Piano keyboard. The keyboard of the piano is a logarithmic frequency scale, with the fundamental frequency doubling after every seven white keys. These white keys are the notes: A, B, C, D, E, F and G.


-- Piano Mid-Octave (black keys)

-- DOS_C4S tone ~277.18Hz
-- RES_D4S tone ~311.13Hz
-- FAS_F4S tone ~369.99Hz
-- SOLS_G4S tone ~415.30Hz
-- LAS_A4S tone ~466.16Hz



Making Counter Bits > N_LUT

Obs.: this means taking a fractional value for the increment!



$$\Delta f = \frac{F_s}{2^{N_{CUM}}} = \frac{48k}{2^{19}} = 0,0916Hz$$

0.0916 Hz is precision of tone setting

Frequency steps when N_LUT = 19 bits

Which frequency is synthesised with update on phase counter every $f_s = 48\text{kHz}$ and $N_{\text{LUT}} = 19$ bits?

$$f_{\text{sig}} = f_s \cdot \frac{M}{L} = 48k \cdot \frac{M}{2^{19}}$$

➤ $M=1$

... $\Rightarrow f_{\text{sig}} = 0,092\text{Hz}$

➤ $M=2$

... $\Rightarrow f_{\text{sig}} = 0.183\text{Hz}$


$$M = \frac{f_{\text{sig}} * L}{f_s}$$

Example:

DO-C4 tone ~261.63Hz

$$M = \frac{f_{\text{sig}} * L}{f_s} = \frac{261.63\text{Hz} * 2^{19}}{48\text{kHz}} = 2858$$

Aufbau DDS Block



1) Wenn load=1 wird das Counter Register mit dem Wert von next_count aktualisiert

Package tone_gen_pkg.vhd

-- Constant Declaration

```
constant N_CUM:  natural :=19;           -- number of bits in phase counter
constant N_LUT:  natural :=8;            -- number of bits in LUT address
constant  L:     natural := 2**N_LUT;    -- length of LUT
constant N_RESOL: natural := 13;         -- Attention:1 bit reserved for sign
```

-- Type Declaration

```
subtype t_audio_range is integer range -(2** (N_RESOL-1)) to (2** (N_RESOL-1))-1;
-- range : [-2^12; +(2^12)-1]
```


```
type t_lut_rom is array (0 to L-1) of t_audio_range;
```

```
constant lut_sinus : t_lut_rom :=(
  0, 101, 201, 301, 401, 501, 601, 700, 799, 897, 995, ...
  ...501, 401, 301, 201, 101, 0, -101, -201, -301, -401, -501, -601, -700, ...);
```


Truncation of LUT Address

```
CONSTANT N_CUM:      natural :=19; --width counter register
CONSTANT N_LUT:      natural :=8;  --width counter register
CONSTANT L:          natural := 2**N_LUT; -- length of LUT
...
SIGNAL count:        unsigned(N_CUM-1 downto 0);
SIGNAL lut_addr :    integer range 0 to L-1;

lut_addr <= to_integer(count(N_CUM-1 downto N_CUM - N_LUT));
```





Audio Output (accessing lut_sinus)

- Syntax to grab N_LUT MSBs and use as address to search value in LUT
remember to convert address to integer before using it as index!

```
CONSTANT N_CUM:          natural :=19; --width counter register
CONSTANT N_LUT:          natural :=8;  --width counter register
CONSTANT N_AUDIO:        natural :=16; --parallel audio bus width
CONSTANT L:              natural := 2**N_LUT; -- length of LUT
...
SIGNAL lut_val  :         signed(N_AUDIO-1 downto 0);
SIGNAL lut_addr :         integer range 0 to L-1;


...
lut_val <= to_signed(lut_sinus(lut_addr), N_AUDIO);
```

Simulation of LUT Output



```
atte := to_integer(unsigned(attenu_i));  
  
case atte is  
when 0    => dds_o <= to_integer(lut_val);  
when 1    => dds_o <= to_integer(shift_right(lut_val,1));  
when 2    => dds_o <= to_integer(shift_right(lut_val,2))  
...  
when others => ...  
end case;
```

Synthi Top MS3



MS3: Tone Generator


sw_sync(10..4)²⁾

sw_sync(16..17)²⁾

sw_sync(15)²⁾

²⁾ Nur für Simulation in synthi_top mit sw_sync verbinden. In Testbench SW mit gpi_sim verbinden. Signale werden nach Implementierung des midi_controller ersetzt

³⁾ Optional falls Volume Control gewünscht



Aufbau lut_midi2dds



- Increment values are pre-calculated and coded as constants in **tone_gen_pkg.vhd**

-- Piano Mid-Octave (white keys)

```
-- DO-C4  tone ~261.63Hz
-- RE_D4  tone ~293.66Hz
-- MI_E4  tone ~329.63Hz
-- FA_F4  tone ~349.23Hz
-- SOL_G4  tone ~392.00Hz
-- LA_A4  tone ~440.00Hz
-- SI_B4  tone ~493.88Hz
-- DO_C5  tone ~523.25Hz
```

-- Piano Mid-Octave (black keys)

```
-- DOS_C4S  tone ~277.18Hz
-- RES_D4S  tone ~311.13Hz
-- FAS_F4S  tone ~369.99Hz
-- SOLS_G4S  tone ~415.30Hz
-- LAS_A4S  tone ~466.16Hz
```




Example:

```
constant M_LA_A4: unsigned(N_CUM-1 downto 0) := to_unsigned(4806, N_CUM);
-- LA_A4  tone ~440.00Hz          M = 219 * 440/48000
```

```
type t_lut_note_number is array (0 to 127) of  
                                std_logic_vector(N_CUM-1 downto 0);
```

```
constant LUT_midi2dds : t_lut_note_number :=(  
    CM2_DO ,    -- Key 0  
    CM2S_DOS,   -- Key 1  
    DM2_RE,     -- Key 2  
    DM2S_RES,   -- Key 3  
    EM2_MI,     -- Key 4  
    FM2_FA,     -- Key 5  
    FM2S_FAS    -- Key 6  
    ...  
    E8_MI,      -- Key 124  
    F8_FA,      -- Key 125  
    F8S_FAS,    -- Key 126  
    G8_SOL      -- Key 127  
);
```


Umwandlungen im Signalverlauf



13 bit = -4096 bis +4095 = 8'192



16-bit = 65'536

Add-In DDS Outputs for Polyphony

```
comb_sum_output : process(all)
  variable var_sum : integer range -(2**(N_AUDIO-1)) to (2**(N_AUDIO-1))-1;
begin
  var_sum := 0;
  if strobe_i = '1' then
    dds_sum_loop : for i in 0 to 9 loop
      var_sum := var_sum + dds_o(i);
    end loop dds_sum_loop;
    next_sum_reg <= var_sum;
  else
    next_sum_reg <= sum_reg;
  end if;
end process comb_sum_output;

reg_sum_output : process(clk, rst_n)
begin
  if rst_n = '0' then
    sum_reg <= 0;
  elsif rising_edge(clk) then
    sum_reg <= next_sum_reg;
  end if;
end process reg_sum_output;
```