

# **Adding Opcodes to RISCV-Toolchain**

#### **Basic Introduction**

Pascal Pieper

Pascal.Pieper@dfki.de

Deutsches Forschungsinstitut für Künstliche Intelligenz


Cyber-Physical Systems



### **Overview**



- Choose a fitting instruction format (see fig. 1)
- Add custom instruction name and bitformat to custom-opcodes
- Insert generated bitmasks into riscv-opc.h
- Add assembler commands to riscv-opc.c




# **Instruction Types**



31	30	25	24	21	20	19	15	14	12	11 8 7	6 0	
	funct7			rs2		rs1		funct3	;	$\operatorname{rd}$	opcode	R-type
imm[11:0]						rs1		funct3		$\operatorname{rd}$	opcode	I-type
	f											1 ~
in	11:5			rs2		rs1		funct3		imm[4:0]	opcode	S-type
. [10]	. [1	0 =1 1				1		C + O		. [4.1] . [4.1]	1	1 D /
imm[12]	$\lim m[1]$	0:5]		rs2		rs1		funct3		$imm[4:1] \mid imm[11]$	opcode	B-type
[91 10]												
imm[31:12]										rd	opcode	] U-type
imm[20]			1.1	in	m [11]	imn	.[16	0.19]	_	nd	opeede	] I trmo
[imm[20]] $[imm[10:1]$ $[imm[11]]$					imm[19:12]				rd	opcode	J-type	

Figure: RISC-V base instruction formats showing immediate variants



### **Custom Opcode**



#### /riscv-opcodes/opcodes-custom

- choose applicable opcode (6..2, see fig. 2)
- Add custom instruction name and format to custom-opcodes
- $\rightarrow$  Operation code  $\neq$  Assembler instruction!

### File custom-opcodes:

```
# Operation
            rd source1
                        source2
                                 func3
                                         code
                                                 non-compressed
settaint.i
            rd 19..15=0 imm12 14..12=0 6..2=0x0A 1..0=3
                                                         #I Type
settaint.r rd rs1
                        31..20=0 14..12=1 6..2=0x0A 1..0=3
                                                         #R-Type
                        31..20=0 14..12=2 6..2=0x0A 1..0=3
gettaint
            rd rs1
                                                         #R-Type
```



# **Opcodes**



inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/ $rv128$	48b
11	BRANCH	JALR	reserved	$_{ m JAL}$	SYSTEM	reserved	custom-3/ $rv128$	$\geq 80b$

Figure: RISC-V base opcode map, inst[1:0]=11




# **Custom Opcode**



#### /riscv-opcodes/

- Run mask generator:
- \$ cat opcodes-custom | ./parse-opcodes



### **Assembler instruction**



### /riscv-binutils/include/opcode/riscv-opc.h

Insert generated mask and match bitmasks

```
#define MATCH_SETTAINT_I Ox002b
#define MASK_SETTAINT_I Oxff07f
#define MATCH_SETTAINT_R Ox102b
#define MASK_SETTAINT_R Oxfff0707f
#define MATCH_GETTAINT Ox202b
#define MASK_GETTAINT Oxfff0707f
```



. . .

File riscv-opc.h:

### **Assembler instructions**



#### /riscv-binutils/opcodes/riscv-opc.c

Add custom assembler instructions.

#### File riscv-opc.c:

### **Build**



/

- Configure and Build!
- Verify by using the new Instruction in inline assembly

```
asm volatile ( "gettaint %[x], %[y]" : [x] "=r" (taintval) : [y] "r" (*word) );
```


- riscv/bin/riscv32-unknown-elf-gcc -g test.c -o test
- riscv/bin/riscv32-unknown-elf-objdump -dS test

```
. . .
```

```
      1021c:
      0007c783
      lbu a5,0(a5)

      10220:
      0007a7ab gettaint a5,a5

      10224:
      fef407a3
      sb a5,-17(s0)
```



9