

FAQ - Understanding CS35L36A Interrupts

1 Scope

This document provides further details on how to use the interrupt (INT) pin on the CS35L36A device, with examples on how masking works. The aim is to help debug issues where the INT pin is asserting unexpectedly.

2 Supporting Documents

This document provides complementary information to the CS35L36A datasheet (DS1205F1) and should be read alongside it. You can access the datasheet here: https://github.com/CirrusLogic/product-support/blob/cs35l36a/datasheet/CS35L36A DS1205F1.pdf

3 Assumptions & Pre-Requisites

This document assumes that:

• The INT pin is enabled and configured for the required polarity and drive type (open-drain or push-pull) according to Table 4-32 in the datasheet.





4 Question – How do the x_STS, x_EINT and x_MASK fields affect the INT pin?

Refer to Figure 4-29 in the datasheet:




Figure 4-29. Interrupt Control

There are three fields per interrupt source:

- x_STS: contains the current status of an interrupt source
- x_EINT: provides a latched (or 'sticky') version of the x STS bit
- x_MASK: controls whether the x_EINT will cause the INT pin to be asserted or not

If $x_MASK = 1$, then when $x_EINT = 1$ the INT pin will not be asserted. In other words, the interrupt is **masked**.

If $x_MASK = 0$, then when $x_EINT = 1$, the INT pin will be asserted. In other words, the interrupt is **unmasked**.

The INT pin will remain asserted for as long as any <u>unmasked</u> x_EINT field is a 1.




5 Question - How do I clear the INT pin?

To clear the sticky x_EINT fields, they must be written with a 1.

Writing a 0 will not clear the x_EINT field, and the INT pin will remain asserted.

5.1 Worked Example



- t0: MASK field is 0, meaning the EINT is unmasked.
- t1: STS goes 0→1
- t2: EINT goes 0→1 as a result of STS
- t3: EINT is unmasked (MASK = 0), so INT pin is asserted (assume active low)
- t4: STS goes 1→0, however EINT remains 1 because it is sticky and has not been cleared yet
- t5: AP reads EINT register to discover source of interrupt
- t7: AP writes EINT = 1 to clear the interrupt
- t9: EINT goes 1→0 because it has been cleared by AP
- t10: INT pin is de-asserted because EINT = 0



6 Question - How to debug issues with INT pin asserting unexpectedly?

The following steps should be followed immediately after INT pin is asserted:

- 1. What interrupt sources are unmasked? Check registers 0xD0_0040 to 0xD0_00FC.
- 2. What EINT fields are set to 1? Check registers 0xD0_0000 to 0x40_000C.

Any EINT bits set to 1 while their respective MASK bits are set to 0 will be causing the INT pin to assert.



7 Revision History

Revision History

Revision	Changes
28 OCT 2019	Initial version.
0012010	



Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2019 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.