

## AN0486 - CS35L38A Schematic and Layout Guidelines

### 1 Introduction

This document describes the Schematic and Layout guidelines for the CS35L38A Amplifier. This information augments but does not take precedence over the specifications provided in the CS35L38A data sheet.

### 2 Schematic Reference

The schematic below corresponds to a basic configuration for the amplifier with connection to 2-terminal speaker load.




Figure 1 - Schematic Diagram

#### 2.1 Component Selection

Note 1. This shows one example of how to configure the 7-bit I<sup>2</sup>C address. The I<sup>2</sup>C address is set as 0x50 in this case.

Note 2. Minimum  $R_P$  value is determined from the maximum VDDD level, the minimum sink current strength of their respective output, and the maximum low-level output voltage (VOL). Maximum  $R_P$  values may be determined by how fast their associated signals must transition, taking into account load capacitance. These resistors may be optional, if there are pull-up resistors on I<sup>2</sup>C bus elsewhere in the system.

Note 3. Place the 10- $\mu$ F bulk capacitor close to the LBOOST inductor.

Note 4. Boost converter LBOOST inductor values of 2.2 to 1.0  $\mu\text{H}$  are supported for typical use operation. However, the selected LBOOST inductor must not derate to a value of less than 0.7  $\mu\text{H}$  during normal use to maintain proper loop stability.

Note 5. The boost converter CBOOST capacitors are recommended to have a maximum voltage rating of at least 16 V and must not derate to a combined capacitance value of less than 3.6  $\mu\text{F}$  when 12.0 VDC is applied across the capacitors. Note that ceramic capacitors can derate considerably when a DC voltage is applied to them. The total derated CBOOST capacitance at 12.0 VDC must not exceed 58  $\mu\text{F}$ .

Note 6. The COUT capacitors are optional EMI suppressors that are used depending on the application requirements. It is recommended that the value of these components not exceed 2 nF, as switching losses increase linearly with increases to these capacitances.


Note 7. When using a simulated speaker load of 8 Ohm + 33  $\mu\text{H}$ , a Coilcraft DO5040H-333MLB inductor is used.

Note 8. Presence of capacitor on pin impact no functionality during normal operation. It may be omitted and is completely optional

### 3 Layout Suggestions

The following sections contain suggested procedures regarding layout and routing of specific nets and signals.


#### 3.1 VBAT Routing



**Figure 2 - VBAT Routing**

1. Use Power plane for VBAT delivery
2. Connect VBAT to inductor with multiple vias
3. VBAT pins (C1, C2) drop down directly to VBAT plane.
4. Use wide (~25mil) and as short as possible trace connecting the inductor to INB node (E1, E2, E3)


### 3.2 VBAT Decoupling



**Figure 3 - VBAT Decoupling**

1. Place 0.1uF capacitor as close to the VBAT pins (C1, C2) as possible.
2. Place 10uF CVBAT capacitor as close to the inductor connection to the VBAT supply as possible. Depending on available board space, it can be placed on either side of the board.


### 3.3 VBST Routing



**Figure 4 - VBST Routing**

1. Place 0. 1uF CBST bypass capacitor as close to VBST pins (F1, F2, F3) as possible. It may be placed at the bottom side of the PCB.
2. Place larger CBST bypass capacitors close to VBST pads.
3. Tie all VBST/VDDP pins together (F1 ... F6) by 8 - 10 mil wide traces that come out to a copper flood for the CBST capacitors.


### 3.4 Speaker Routing



**Figure 5 - Speaker Routing**

1. OUTP and OUTN traces should be as symmetrical as possible.
2. Bring out signals on inner layer and come up to top layer.
3. Maintain 30~40 mil trace width as traces go out to the SPKR pads.
4. Maintain distance from VBST/VDDP before bringing traces up to top layer.
5. Have GND shield around output traces to avoid noise coupling.


### 3.5 VSENSE Routing



**Figure 6 - VSENSE Routing**

1. Run traces differentially between VSENSE1\_N and VSENSE1\_P/VSENSE2\_N pads and output side of the EMI filter (speaker side).
2. Provide GND shielding around VSENSE1\_N and VSENSE1\_P/VSENSE2\_N traces to minimize noise coupling from the Class-D outputs.
3. May need to add filter on each VSENSE1\_N and VSENSE1\_P/VSENSE2\_N trace if using output EMI filtering.

### 3.6 Other



**Figure 7 - Other**

1. Place FILT decoupling capacitor as close as possible to the pad A6.
2. Place VDDD decoupling capacitor as close as possible to the pad B6.
3. All ground pins need to be connected to the same ground plane.

## 4 Revision History

Revision	Changes
R1 OCT 2019	<ul style="list-style-type: none"> <li>Initial release</li> </ul>

---

**Contacting Cirrus Logic Support**

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

---

**IMPORTANT NOTICE**

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either “Cirrus Logic” or “Cirrus”) are sold subject to Cirrus Logic’s terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER’S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party’s products or services does not constitute Cirrus Logic’s approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided “AS IS” without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2019 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.