
TN0703 CS40L25 Example Power Up Timing

Introduction

The CS40L25 and CS40L25B require two power supplies at different voltage levels and an external reference clock. They are designed to be as flexible as possible to support many different power-up sequences, however, there are some restrictions on power supply voltage levels, the order in which the power supplies come up and the rate at which it rises.

This document provides an example power-up sequence and timing restrictions for that could be used. For complete information about power supply recommendations and power-up sequences, please refer to the datasheet.

Table of Contents

1	Power-Up Example 1: Power Sequencing with Control Port Availability	2
2	Power-Up Example 2: Boot Buzz Power Up Sequence	3
3	External Reference Clock Guidelines	4
4	Revision History	4

Important Notice:

No license to any intellectual property right is included with this component, and certain uses or product designs, including certain haptics-related uses or haptics-system designs, may require an intellectual property license from one or more third parties.

1 Power-Up Example 1: Power Sequencing with Control Port Availability

Two power rails are provided to the chip as follows:

- $V_P = 2.5$ to $5.5V$
- $V_A = 1.66V$ to $1.94V$

The following diagram shows an example power-up sequence. This should be used in conjunction with Table 1, further below.




Figure 1: Example Power-Up Sequence 1

Table 1 Timing Restrictions Related to Example Sequence 1

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Supply Voltage ramp up/down (V_P) 0-2.5V	t_1	-	-	100	ms
V_P high to V_A ramp delay	t_2	0			ns
V_A high to V_{RTC} (32.768kHz) ramp delay	t_3	0			ns
Delay from 32.768kHz clock source active to $\overline{RESET_B}$ high	t_4	0			ns
$\overline{RESET_B}$ High to control port active	t_5			750	us

1. A valid V_P voltage must be present whenever a V_A voltage is applied.
2. The external 32.768kHz clock source (V_{RTC}) may not be enabled before V_A is enabled and must be disabled before V_A is disabled.

2 Power-Up Example 2: Boot Buzz Power Up Sequence

Two power rails are provided to the chip as follows:

- $V_P = 2.5$ to $5.5V$
- $V_A = 1.66V$ to $1.94V$

The following diagram shows an example power-up sequence. This should be used in conjunction with Table 2, further below.




Figure 2: Example Power-Up Sequence 1

Table 2 Timing Restrictions Related to Example Sequence 1

Parameter	Symbol	Minimum	Typical	Maximum	Unit
Supply Voltage ramp up/down (V_P) 0-2.5V	t_1	-	-	100	ms
V_P high to V_A ramp delay	t_2	0			ns
V_A high to V_{RTC} (32.768kHz) ramp delay	t_3	0			ns
Delay from 32.768kHz clock source active to RESET_B high	t_4	0			ns
RESET_B High to control port active	t_5			750	us
RESET_B High and V_{RTC} (32.76kHz) to GP ramp delay	t_6			3	s

1. A valid V_P voltage must be present whenever a V_A voltage is applied.
2. The external 32.768kHz clock source (V_{RTC}) may not be enabled before V_A is enabled and must be disabled before V_A is disabled.

3 External Reference Clock Guidelines

- The 32.768-kHz reference clock connected to ASP_BCLK/REFCLK or REFCLK/GPIO2 must be enabled and stable after VA is applied and before RESET is de-asserted. The kernel driver de-asserts RESET relatively early in its execution, therefore the 32.768-kHz reference clock must be applied before the kernel driver is loaded by the host.
- The CS40L25 and CS40L25B requires a reference clock at all times, even in Always on Haptics (AoH) mode. In AoH mode, the device requires a 32.768-kHz reference clock to process interrupts and render haptic feedback at all times.
- The 32.768-kHz reference clock should not be applied to the device until VA has settled.

4 Revision History

Revision History	
Revision	Changes
1.0 JUN 2018	• Initial version.
2.0 SEP 2018	• Timing Diagrams Updated.
3.0 JUL 2020	• Timing Diagrams Updated. • Updated legal boilerplate wording.

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find the one nearest you, go to www.cirrus.com.

IMPORTANT NOTICE

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2020 Cirrus Logic, Inc. and Cirrus Logic International Semiconductor Ltd. All rights reserved.