

CS40L25 Layout Guidelines

INTRODUCTION

This document describes the layout Guidelines for the CS40L25 boosted haptics driver with integrated DSP.

GENERAL BOARD CONSIDERATIONS


1. Avoid routing digital signals between power planes on an adjacent layer.
2. Avoid routing analogue and digital signals next to each other

CS40L25 LAYOUT GUIDELINES

VP supply

- Place decoupling capacitors close to the device.
- Use power plane for HAPTIC_VP delivery to VP pin.
 - The power plane should be rated for **BST_IPK + 1A**.
 - The power plane should have a low DC resistance. Recommended DC resistance is 1% of Min load. (0.04 Ohms for 4-ohm load)
- A local ground plane should be used for the VBST and VP de-coupling. The local ground plane should be connected to the common ground plane using multiple Vias.


	Min	Typ	Max	Units
VP supply Trace DC Resistance		< 0.04		Ω



SW supply

- Place inductor close to the device.
- Use power plane for HAPTIC_VP delivery to inductor.
 - The power plane should be rated for **BST_IPK + 1A**.
 - The power plane should have a low DC resistance tracks. Recommended DC resistance is 1% of Min load. (0.04 Ohms for 4-ohm load)
- Use multiple Vias to connect HAPTIC_VP plane to the inductor.
- Use wide traces to connect inductor to SW pins.
 - The traces should be rated for **BST_IPK + 1A**.
 - The power plane should have a low DC resistance tracks. Recommended DC resistance is 1% of Min load. (0.04 Ohms for 4-ohm load)
- The trace from the inductor to the SW pins should be as short as possible.
- Place 10μF decoupling capacitor as close as possible to the inductor.


	Min	Typ	Max	Units
Inductor Supply Trace DC Resistance		< 0.04		Ω
SW Supply Trace DC Resistance		< 0.04		Ω



VBST & VAMP routing

- The 0.1 μ F capacitor should be the closest capacitor to the VBST pins.
- Connect VBST and VAMP together at the pins on the top layer, without connect through VIAs.
 - The traces should be rated for **BST_IPK + 1A**.
 - The power plane should have low DC resistance tracks. Recommended DC resistance is 1% of Min load. (0.04 Ohms for 4-ohm load)
- Place VBST capacitors close to the VBST pins.
- A local ground plane should be used for the VBST and VP decoupling. The local ground plane should be connected to the common ground plane using multiple Vias.


	Min	Typ	Max	Units
VBST & VAMP supply Trace DC Resistance		< 0.04		Ω



OUT±

- Route OUTP & OUTN as a pair.
- OUTP & OUTN must be routed out on a layer separated from the power supply circuits by a ground plane.
- The OUT± signal tracks should have low DC resistance tracks. Recommended DC resistance is 1% of Min load. (0.04 Ohms for 4-ohm load)

	Min	Typ	Max	Units
OUT± Trace DC Resistance		< 0.04		Ω


**VSENSE**

- Route VSNS+ & VSNS- as a pair.
- Provide GND shielding around VSNS±
- VSNS+ & VSNS- should be connected to OUT+ & OUT- traces as close as possible to the load (J1).

Device Decoupling

- Place de-coupling capacitors close to device.

RECOMMENDED EXTERNAL COMPONENTS



Note 1: A pull-down resistor is only required on the RESET pin for systems where the RESET pin is not driven continuously from power-on.

ALERT PIN PULL-UP RESISTOR

The recommended value of ALERT pin pull-up resistor to VA is 47kΩ.

	Minimum	Typical	Maximum	Units
ALERT pull-up resistance		47		kΩ

RESET PIN PULL-DOWN RESISTOR

The recommended value of RESET pin pull-down resistor is 47kΩ. The pull-down resistor is only required for systems where the RESET pin is not driven continuously from power-on.

	Minimum	Typical	Maximum	Units
RESET pull-down resistance		47		kΩ

I2C PULL-UP RESISTOR

The I2C interface requires pull-up resistor to the VA supply. The pull-up resistor value is determined by the following factors.

- Bus capacitance
- Minimum I2C drive strength of ICs on the I2C bus

Cirrus recommends the I2C pull-up resistors should be between 2.2K Ω and 10k Ω

	Min	Typ	Max	Units
I2C pull-up Resistor		2.2k to 10k		Ω

C_{BST} CAPACITANCE

The combined C_{BST} capacitance should not de-rate to less than 3.6 μ F at 11V.

	Min	Typ	Max	Units
C _{BST} capacitance at 11V	3.6			μ F

L_{BST} INDUCTANCE

L_{BST} inductor values of 1.0 to 2.2 μ H are supported. The L_{BST} inductor must not de-rate to less 0.7 μ H during device operation to maintain proper loop stability.

The inductor load rating should not be less than boost convertor current limit, set by **BST_IPK**.

REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	PAGE	CHANGED BY
20/07/2018	1.0	Original document created		Craig McAdam

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to www.cirrus.com.

The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group ("Cirrus") are sold subject to Cirrus's terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Cirrus to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Cirrus products.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied, under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus's approval, license, warranty or endorsement thereof. Cirrus gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design and SoundClear are among the trademarks of Cirrus. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2018 Cirrus Logic, Inc. All rights reserved.