
# VELLORE INSTITUTE OF TECHNOLOGY: VELLORE SCHOOL OF ELECTRONICS ENGINEERING



Winter Semester 2024-2025

**MVLD505P** - ASIC Design Lab

Lab Assessment -1 L23+24

# Faculty name:

NITHISH KUMAR.V - SENSE

Name: CJ kiran

**Reg no:** 24MVD0166

<u>Aim</u>: The aim of performing functional simulation for an ALU is to verify the correctness of its design by ensuring that it performs all intended arithmetic and logical operations accurately according to the specified functionality.

## **Procedure:**

- 1. Server Name 10.10.5.247
- 2. Password student
- 3. **Setup the Environment** Load Synopsys simulation tools and ensure the RTL file (ALU\_8.v) and testbench are in the working directory.


# cp -rf/tmp/ALU\_8.

- 4. **Define Inputs and Outputs**: Set up the control signals, operand inputs, and expected outputs for each operation. In the testbench
- 5. Include all operations (addition, subtraction, logical AND/OR, etc.).
- 6. **Run the Simulation**: Execute the compiled simulation using ./run.
- 7. And verify the output waveform in the synopsys Verdi.
- 8. **Analyze Waveforms**: Inspect the output waveforms and compare them against expected results for each test case.
- 9. Copy the filelist from the ASICDATA/ folder.



# **The filelist Contains:**

```
alu_top.v
arith_block.v
comparator_block.v
fa.v
ha.v
logic_block.v
mux.v
reg_block.v
shifter_block.v
alu top tb.v
```



# Copy the run file from the ASICDATA/



# The run file contains:

#!/bin/sh

vcs -V -R -f filelist -full64 -debug\_all -kdb -o \$1 -gu

## **ALU RTL Code**:

```
alu_top.v
  Open ▼
            Ð
                       arith block.v
                                             fa.v ×
                                                                               filelist ×
                                                                                                              logic block.
     alu_top.v ×
                                                           alu_top_tb.v
                                                                                               ha.v
module alu (f,z,c,v,agtb,altb,aeqb,a,b,s,clk,rst);
output [7:0] f;
output z,c,v,agtb,altb,aeqb;
input [7:0] a,b;
input [3:0]s;
input clk, rst;
reg [7:0] a_r,b_r;
reg [3:0]s_r;
wire [7:0] a_out,l_out,s_out,c1_out,c2_out;
always @(posedge clk or posedge rst)
begin
if (rst) begin
a_r <= 8'b0;
b_r <= 8'b0;
s_r <= 4'b0;
end
else begin
a_r <= a;
b_r <= b;
s_r <= s;
end
arith_block ab(a_r,b_r,s_r[3],s_r[2],a_out,z,c,v,agtb,altb,aeqb);
logic_block lb(a_r,b_r,s_r[3],s_r[2],l_out);
shifter_block sb(clk,rst,a_r,s_r[3],s_r[2],s_out);
mux mc1(l_out,s_out,s[1],c1_out);
mux mc2(a_out,c1_out,s[0],c2_out);
reg_block rb(clk,rst,c2_out,f);
endmodule
```

#### **ALU RTL TB Code**:

```
Open ▼ 🖺
                                                                                                                               alu_top_tb.v
                                                                                              filelist
                            arith_block.v
                                                     fa.v
                                                                     alu_top_tb.v ×
                                                                                                                ha.v
                                                                                                                                 logic_block.v
      alu_top.v
module alu_top_tb();
wire [7:0] f;
wire z,c,v,agtb,altb,aeqb;
reg [7:0] a,b;
reg [3:0] s;
reg clk ,rst;
alu | \ uut \ (.f(f), \ .z(z), \ .c(c), \ .v(v), \ .altb(altb), \ .aeqb(aeqb), \ .a(a), \ .b(b), \ .s(s), \ .clk(clk), \ .rst(rst)); \\
always #5 clk = ~clk:
initial
begin
clk =0;
rst =1;
a=8'b0;
b=8'b0;
s=4'b0;
#10 \text{ rst } = 0;
{a, b, s} ={8'b00000001,8'b00000010,4'b0000};
{a, b, s} ={8'b11111111,8'b00000001,4'b0010};
#10;
{a, b, s} ={8'b00000010,8'b00000001,4'b0011};
#10;
     b, s} ={8'b00000010,8'b00000001,4'b0100};
{a, b, s} ={8'b00000010,8'b00000001,4'b0101};
#10;
{a, b, s} ={8'b00000010,8'b00000001,4'b0110};
{a, b, s} ={8'b00000010,8'b00000001,4'b1111};
#10:
{a, b, s} ={8'b00000010,8'b00000001,4'b1000};
#10;
    b, s} ={8'b00000010,8'b00000001,4'b1001};
$finish;
endmodule
```

#### arith block.v:

```
Open 🕶
               æ
      alu_top.v
                            arith_block.v ×
                                                                       alu_top_tb.
module arith_block(a,b,s3,s2,f,z,c,v,agtb,altb,aeqb);
input [7:0] a,b;
input s3,s2;
output [7:0] f;
output z,c,v,agtb,altb,aeqb;
wire [7:0] bbar, mlout, sum1, sum;
wire [7:1] cp;
assign bbar = ~b;
mux m1(b,bbar,s3,m1out);
assign sum1 = m1out+s3;
ha h1(sum[0],cp[1],a[0],sum1[0]);
fa f1(sum[1],cp[2],a[1],sum1[1],cp[1]);
fa f2(sum[2],cp[3],a[2],sum1[2],cp[2]);
fa f3(sum[3],cp[4],a[3],sum1[3],cp[3]);
fa f4(sum[4],cp[5],a[4],sum1[4],cp[4]);
fa f5(sum[5],cp[6],a[5],sum1[5],cp[5]);
fa f6(sum[6],cp[7],a[6],sum1[6],cp[6]);
fa f7(sum[7],c,a[7],sum1[7],cp[7]);
assign z= ~(|sum);
assign v = c^cp[7];
mux m2(sum,sum1,s2,f);
comparator_block cb(a,b,aeqb,altb,agtb);
endmodule
```

# comparator\_block.v

```
alu_top.v × arith_block.v × fa.v × alu_top_tb.v ×

module comparator_block(A,B,aeqb,altb,agtb);
input [7:0] A,B;
output aeqb,altb,agtb;

assign agtb = (A>B)?1'b1:1'b0;
assign altb = (A<B)?1'b1:1'b0;
assign aeqb = (A==B)?1'b1:1'b0;
endmodule
```

#### ha.v

```
alu_top.v × arith_block.v × fa.v × alu_
module ha(s,c,a,b);
input a,b;
output s,c;
assign s=a^b;
assign c=a&b;
endmodule
```

#### fa.v

```
alu_top.v × arith_block.v × fa.v × alu_top_tb.v ×

module fa(s,cout,a,b,cin);
input a,b,cin;
output s,cout;
assign {cout,s}=a+b+cin;
endmodule
```

## logic\_block.v

```
alu_top.v × arith_block.v × fa.v × alu_top_tb.v

module logic_block(A,B,s3,s2,out);
input [7:0] A,B;
input s3,s2;
output [7:0] out;
reg [7:0] out;
always @ (A or B or s2 or s3)
begin
case({s3,s2})
2'b00 : out = A & B;
2'b01 : out = A | B;
2'b10 : out = A ^ B;
2'b11 : out = ~B;
endcase
end
endmodule
```

#### mux.v

```
alu_top.v × arith_block.v × fa.v × alu_top_t
module mux(i0,i1,s,y);
input [7:0] i0,i1;
input s;
output [7:0] y;
assign y = s?i1:i0;
endmodule
```

#### reg\_block.v


```
Open ▼
            Ð
     alu_top.v ×
                      arith_block.v ×
                                           fa.v ×
                                                        alu_top_tb.v
module reg_block(clk,rst,in,out);
input rst,clk;
input [7:0] in;
output [7:0] out;
reg [7:0] out;
always @(posedge clk or posedge rst)
if(rst)
out <= 8'b0;
else
out <= in;
endmodule
```

## shifter\_block.v


```
alu_top.v × arith_block.v × fa.v × alu_top_tb.v ×

module shifter_block(clk,rst,in,s3,s2,sh);
input [7:0] in;
input s3,s2,clk,rst;
output [7:0] sh;
reg [7:0] sh;
always @(posedge clk or posedge rst)
begin
if(rst)
sh <= 0;
else begin
case({s3,s2})
2'b00: sh <= {in[0],in[7:1]};
2'b10: sh <= {in[6:0],in[7:1]};
2'b11: sh <= {in[6:0],1'b0};
endcase
end
end
endmodule
```

## 10. Use the ./run command



# **Output** waveform



**Inference:** The purpose of functional simulation for an ALU is to check if it performs all arithmetic and logical operations correctly as per the design specifications.