

Name : CJ kiran

Reg Noe : 24MVD0166

School : SENSE

## ASIC DESIGN LAB

## Prof. Dr. Nithish Kumar V

## TASK-02

**Question:** 

ALU Logical Synthesis & Physical Synthesis.


# **Logical Synthesis**



### ALU\_TCL




ALU\_TCL





### mylogic\_netlist.v

ALU\_SDC




Constraint.sdc












#### Power analysis report







Area & timing report