


CSE 101 Slide Set 2

Doç. Dr. Mehmet Göktürk
Department of Computer Engineering

www.dtu.edu.tr

1




Chapter 2: Data Manipulation

- 2.1 Computer Architecture
- 2.2 Machine Language
- 2.3 Program Execution
- 2.4 Arithmetic/Logic Instructions
- 2.5 Communicating with Other Devices
- 2.6 Program Data Manipulation
- 2.7 Other Architectures

www.dtu.edu.tr CSE 101 Slide Set 2 2-3

2




Computer Architecture


- Central Processing Unit (CPU) or processor
 - Arithmetic/Logic unit versus Control unit
 - Registers
 - General purpose
 - Special purpose
- Bus
- Motherboard

www.dtu.edu.tr CSE 101 Slide Set 2 2-3

3



CPU and main memory connected via a bus




www.dtu.edu.tr CSE 101 Slide Set 2 2-4

4


Brooksheer Machine

- A hypothetical machine
- Very famous for teaching Assembly language
- Not usable in reality and does not exist
- Introduced by TextBook



www.dtu.edu.tr CSE 101 Slide Set 2 5

5



6

Opcodes

Opcode	Operation	Description
1	ROV	LOAD register R with data from memory cell with address XY.
2	ROV	LOAD register R with value of (Bit pattern) XY.
3	ROV	STORE data from register R in memory cell with address XY.
4	ORIS	MOVE data from register S to register R.
5	RST	ADD data from register S and register T (Two Complement Interpretation), saving the result to register R.
6	RST	ADD data from register S and register T (Floating Point Interpretation), saving the result to register R.
7	RST	OR of Bit pattern from register S and register T, saving the result to register R.
8	RST	AND of Bit pattern from register S and register T, saving the result to register R.
9	RST	XOR of Bit pattern from register S and register T, saving the result to register R.
A	ROK	ROTATE the Bit pattern in register R one Bit to the right, X times.
B	ROV	JUMP to instruction in memory cell with the address XY, if the data in register R is equal to the data in register S.
C	OOO	HALT.
Extended Set for Microchips		
D	XYZ	WAIT in milliseconds defined by XYZhex value.
E	RST	WRITE data from register R in memory cell with address given in register T.

www.dtu.edu.tr CSE 101 Slide Set 2 2-7 7

7

Stored Program Concept

A program can be encoded as bit patterns and stored in main memory. From there, the CPU can then extract the instructions and execute them. In turn, the program to be executed can be altered easily.

www.dtu.edu.tr CSE 101 Slide Set 2 2-8 8

8

Terminology

- **Machine instruction:** An instruction (or command) encoded as a bit pattern recognizable by the CPU
- **Machine language:** The set of all instructions recognized by a machine

www.dtu.edu.tr CSE 101 Slide Set 2 2-9

9

Machine Language Philosophies

- Reduced Instruction Set Computing (RISC)
 - Few, simple, efficient, and fast instructions
 - Examples: PowerPC from Apple/IBM/Motorola and ARM
- Complex Instruction Set Computing (CISC)
 - Many, convenient, and powerful instructions
 - Example: Intel

www.dtu.edu.tr CSE 101 Slide Set 2 2-10

10

Machine Instruction Types

- Data Transfer: copy data from one location to another
- Arithmetic/Logic: use existing bit patterns to compute a new bit patterns
- Control: direct the execution of the program

www.dtu.edu.tr CSE 101 Slide Set 2 2-11

11

Figure 2.2 Adding values stored in memory

- Step 1.** Get one of the values to be added from memory and place it in a register.
- Step 2.** Get the other value to be added from memory and place it in another register.
- Step 3.** Activate the addition circuitry with the registers used in Steps 1 and 2 as inputs and another register designated to hold the result.
- Step 4.** Store the result in memory.
- Step 5.** Stop.

www.dtu.edu.tr CSE 101 Slide Set 2 2-12


12

Dividing values stored in memory

- Step 1.** LOAD a register with a value from memory.
- Step 2.** LOAD another register with another value from memory.
- Step 3.** If this second value is zero, JUMP to Step 6.
- Step 4.** Divide the contents of the first register by the second register and leave the result in a third register.
- Step 5.** STORE the contents of the third register in memory.
- Step 6.** STOP.

13

The architecture of the machine described in Appendix C



14

Parts of a Machine Instruction


- **Op-code:** Specifies which operation to execute
- **Operand:** Gives more detailed information about the operation
 - Interpretation of operand varies depending on op-code

15


Brookshear machine online

- <https://brookshear.ifagerberg.me/#>
 - <https://elearning.fh-joanneum.at/vizmachine/>
-  Use this
<https://joeledstrom.github.io/brookshear-emu/>

16



17



18

An encoded version of the instructions

Encoded instructions	Translation
156C	Load register 5 with the bit pattern found in the memory cell at address 1C.
166D	Load register 6 with the bit pattern found in the memory cell at address 6D.
5066	Add the contents of register 5 and 6 as though they were two's complement representation and leave the result in register 0.
306E	Store the contents of register 0 in the memory cell at address 6E.
C000	Halt.

www.dtu.edu.tr CSE 101 Slide Set 2 2-19


19

Program Execution


- Controlled by two special-purpose registers
 - Program counter: address of next instruction
 - Instruction register: current instruction
- Machine Cycle
 - Fetch
 - Decode
 - Execute

www.dtu.edu.tr CSE 101 Slide Set 2 2-20


20



21




22




23



24



25



26


Arithmetic/Logic Operations

- Logic: AND, OR, XOR
 - Masking
- Rotate and Shift: circular shift, logical shift, arithmetic shift
- Arithmetic: add, subtract, multiply, divide
 - Precise action depends on how the values are encoded (two's complement versus floating-point).



27

Rotating the bit pattern 65 (hexadecimal) one bit to the right



28

Communicating with Other Devices

- **Controller:** An intermediary apparatus that handles communication between the computer and a device
 - Specialized controllers for each type of device
 - General purpose controllers (USB and FireWire)
- **Port:** The point at which a device connects to a computer
- **Memory-mapped I/O:** CPU communicates with peripheral devices as though they were memory cells


www.dtu.edu.tr

CSE 101 Slide Set 2 2-29

29

I/O

- Is this a computer




www.dtu.edu.tr

CSE 101 Slide Set 2 2-30

30


Memory mapped I/O



www.dtu.edu.tr

31


PORT mapped I/O




www.dtu.edu.tr

CSE 101 Slide Set 2 2-32


32




33



34




35




36

Figure 2.14 A conceptual representation of memory-mapped I/O




37




38

MULTIPLE BUSES



39

BUS CONTENTION



40


Communicating with Other Devices (continued)

- **Direct memory access (DMA):** Main memory access by a controller over the bus
- **Von Neumann Bottleneck:** Insufficient bus speed impedes performance
- **Handshaking:** The process of coordinating the transfer of data between components

www.dtu.edu.tr CSE 101 Slide Set 2 2-41

41


BUS BOTTLENECK



www.dtu.edu.tr CSE 101 Slide Set 2 2-42

42

BUS BOTTLENECK




www.dtu.edu.tr CSE 101 Slide Set 2 2-43

43

DMA

- **Direct memory access (DMA):** Main memory access by a controller over the bus

Intimate with the coffee guy!!



www.dtu.edu.tr

44

Handshaking

- Synchronization !!

Half handshake


Ali: Send me pl
Veli: Here you go

Full handshake

Ali: send me pl
Veli: here you go
Ali says: thank you
Veli says: no prob

Strobing

Veli: get this !!




www.dtu.edu.tr CSE 101 Slide Set 2 2-45

45

Handshaking

- Synchronization !! With buffer




www.dtu.edu.tr CSE 101 Slide Set 2 2-46

46

Communicating with Other Devices (continued)


- **Parallel Communication:** Several communication paths transfer bits simultaneously.
- **Serial Communication:** Bits are transferred one after the other over a single communication path.



www.dtu.edu.tr CSE 101 Slide Set 2 2-47

47

CLOCKED VS ASYNCH




www.dtu.edu.tr CSE 101 Slide Set 2 2-48

48


Understand that data is coming

www.dtu.edu.tr CSE 101 Slide Set 2 2:49

49



50



51



52

Data Communication Rates



- Measurement units
 - Bps: Bits per second
 - Kbps: Kilo-bps (1,000 bps)
 - Mbps: Mega-bps (1,000,000 bps)
 - Gbps: Giga-bps (1,000,000,000 bps)
- Bandwidth: Maximum available rate

www.dtu.edu.tr

CSE 101 Slide Set 2 2-43

53

Programming Data Manipulation



- Programming languages shields users from details of the machine:
 - A single Python statement might map to one, tens, or hundreds of machine instructions
 - Programmer does not need to know if the processor is RISC or CISC
 - Assigning variables surely involves LOAD, STORE, and MOVE op-codes

www.dtu.edu.tr

CSE 101 Slide Set 2 2-44

54

Bitwise Problems as Python Code



```
print(bin(0b10011010 & 0b11001001))
# Prints '0b10001000'

print(bin(0b10011010 | 0b11001001))
# Prints '0b11011011'

print(bin(0b10011010 ^ 0b11001001))
# Prints '0b1010011'
```

www.dtu.edu.tr

CSE 101 Slide Set 2 2-45

55

Control Structures



- If statement:


```
if (water_temp > 140):
    print('Bath water too hot!')
```
- While statement:


```
while (n < 10):
    print(n)
    n = n + 1
```

www.dtu.edu.tr

CSE 101 Slide Set 2 2-46

56

Functions

- **Function:** A name for a series of operations that should be performed on the given parameter or parameters
- **Function call:** Appearance of a function in an expression or statement

```
x = 1034
y = 1056
z = 2078
biggest = max(x, y, z)
print(biggest) # Prints '2078'
```

57

Functions (continued)

- **Argument Value:** A value plugged into a parameter
- **Fruitful functions** **return** a value
- **void functions**, or **procedures**, do not return a value

```
sideA = 3.0
sideB = 4.0
# Calculate third side via Pythagorean Theorem
hypotenuse = math.sqrt(sideA**2 + sideB**2)
print(hypotenuse)
```

58

Input / Output

```
# Calculates the hypotenuse of a right triangle
import math

# Inputting the side lengths, first try
sideA = int(input('Length of side A? '))
sideB = int(input('Length of side B? '))

# Calculate third side via Pythagorean Theorem
hypotenuse = math.sqrt(sideA**2 + sideB**2)
print(hypotenuse)
```

59

Marathon Training Assistant

```
# Marathon training assistant.
import math

# This function converts a number of minutes and
# seconds into just seconds.
def total_seconds(min, sec):
    return min * 60 + sec

# This function calculates a speed in miles per hour given
# a time (in seconds) to run a single mile.
def speed(time):
    return 3600 / time
```

60

Marathon Training Assistant (continued)

```
# Prompt user for pace and mileage.
pace_minutes = int(input('Minutes per mile? '))
pace_seconds = int(input('Seconds per mile? '))
miles = int(input('Total miles? '))

# Calculate and print speed.
mph = speed(total_seconds(pace_minutes, pace_seconds))
print('Your speed is ' + str(mph) + ' mph')

# Calculate elapsed time for planned workout.
total = miles * total_seconds(pace_minutes, pace_seconds)
elapsed_minutes = total // 60
elapsed_seconds = total % 60
print('Your elapsed time is ' + str(elapsed_minutes) +
      ' mins ' + str(elapsed_seconds) + ' secs')
```

www.dtu.edu.tr CSE 101 Slide Set 2 2-41

61

Example Marathon Training Data

Time Per Mile				Total Elapsed Time	
Minutes	Seconds	Miles	Speed (mph)	Minutes	Seconds
9	14	5	6.49819494584	46	10
8	0	3	7.5	24	0
7	45	6	7.74193548387	46	30
7	25	1	8.08988764044	7	25

www.dtu.edu.tr CSE 101 Slide Set 2 2-42

62

Other Architectures

- Technologies to increase throughput:
 - Pipelining: Overlap steps of the machine cycle
 - Parallel Processing: Use multiple processors simultaneously
 - SISD: No parallel processing
 - MIMD: Different programs, different data
 - SIMD: Same program, different data

www.dtu.edu.tr CSE 101 Slide Set 2 2-43

63