EASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly

		- Quic								•			•		•	, , , , , , , , , , , , , , , , , , ,	1 @ 2004-2007 By. Office Reliy
Opcode		Operand	CCR											placemen		Operation	Description
	BWL	s.d	XNZVC	Πn	Δn	(An)	(An)+	-(An)	(i An)	(i An Rn)	ahs W	ahs I	(i PC)	(i,PC,Rn)	#n	-	
ADDD			*[]*[]*	+	7	(/111)	(/111/	(/111/	(1,7111)	(1,7111,1111)	ubu	ubu.L	(1,1 0)	(1,1 0,1111)	""	D D V N D	ALLEGE L. Vi. 1111
ABCD	В	Dy,Dx	^U^U^	9	-	-	-	-	-	-	-	-	-	-	-		Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD ⁴	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
ADD	DWL			E	3												
		Dn,d		В	d^4	d	d	d	d	Ъ	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA ⁴	WL	s,An		S	е	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL		****	1	Ť	d	ď	d	ď	d	Ч	Ч	-		S	#n + d → d	Add immediate to destination
				a	_		_		_	_	_	•		-			
ADDQ 4	BWL	#n,d	****	d	d	d	d	d	d	Ь	d	Р	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	е	_	_	_	-	_	-	-	_	_	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
ADDA	DIIL			-													Add soulce and extend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	е	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		е	l _	d	Ь	d	Ь	d	Ь	d	_	_	_	Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI 4	DWI		1.1.0.0	_	_				_								
ANDI ⁴		#n,d	-**00	d	-	d	d	d	d	Ь	d	d	-	-	S	#n AND d \rightarrow d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-		-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	1	1	-			_		_	-	_		_	#n AND SR → SR	· ·
					-	-	-	-	-	-	-	-	-	-	S		Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X 📥 🗆	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		Ь	_	_	_	_	_	_	_	_	_	_	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
Auit	\A/			u		١,									٥	Γ _X X	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM_3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
20110			*_	-	-	<u> </u>						-					
BCHG	B L	Dn,d		6,	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	Ь	Ь	d	d	-	-	S	NOT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	B L	Dn,d	*	e¹		ď	Ч.	-	d	d	d	Ч	_	-		NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
DPTK	D L				-	_	_	-				_	-	-	-		
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	$0 \rightarrow bit$ number of d	clear the bit in d
BRA	BM_3	address ²		_	_	_	_	-	-	-	-	_	-	_	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
			*	1		-			-		-	_					
BSET	BL	Dn,d	^	e ¹	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BM_3	address ²									_	_	_	_			Branch to subroutine (8 or 16-bit ± offset)
				-	<u> </u>	<u> </u>	-	- - -	-						Ë		
BTST	ΒL	Dn,d	*	e1	-	d	d	d	d	d	d	d	d	d	-	NOT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	Н	Ь	Ь	d	d	d	Ь	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	_			_								_	if Dn<0 or Dn>s then TRAP	
				В		S	S	S	S	S	S	S	2	S	S		Compare On with O and upper bound (s)
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	$D \rightarrow q$	Clear destination to zero
CMP ⁴	BWL	s,Dn	_***	е	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare On to source
			_***														
CMPA ⁴		s,An	-^^^	S	9	S	S	S	S	2	S	S	S	2	S		Compare An to source
CMPI 4	BWL	#n,d	_***	Ь	-	Ь	d	Ь	Ь	d	d	d	-	-	S	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***				е		_			_			-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
				<u> </u>	<u> </u>						_				_		
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
																if Dn \leftrightarrow -1 then addr \rightarrow PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	<u> </u>		_	_		_	_	_		_	_			Dn= (16-bit remainder, 16-bit quotient)
				9		S	2	2	2	S	2	2	2	S	S		·
DIVU	W	s,Dn	-***0	е	-	S	S	S	S	2	S	2	S	2	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
EOR ⁴	BWL	Dn,d	-**00	9	_	Ь	d	Ь	Ь	Ь	Ч	Ь	-	_	s ⁴	Dn XOR d → d	Logical exclusive OR Dn to destination
			-**00		1						_						u u
EORI ⁴	BWL	#n,d	- ^ ^ 0 0	d	-	d	d	d	d	Ь	d	d	-	-	S	#n XDR d \rightarrow d	Logical exclusive OR #n to destination
EORI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	$\#_n$ XOR CCR \rightarrow CCR	Logical exclusive OR #n to CCR
EORI ⁴	W	#n,SR	=====			_	_		_		_				_	#n XOR SR → SR	Logical exclusive OR #n to SR (Privileged)
	YY			<u> </u>	<u> </u>		-		-	-	-	_	-		S		
EXG	L	Rx,Ry		е	е	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	_	_	_	-	-	-	-	_	-	_	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
	"""	ווט		u													
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	Р	Р	Р	-	^d → PC	Jump to effective address of destination
JSR		d			<u> </u>	4	_	_	ď	d	d	Ь	d	ď	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	'
				_	-	0	-	-	a	a	a	0	a	a	-		push PC, jump to subroutine at address d
LEA	L	s,An		-	е	S	-	-	S	S	S	S	S	2	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
LINK		An,#n			-		_		_	_	_		_	_	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
LINK		A11,#11		-	-	_	_	-	_	-	_	-	_	-	_		
																$SP + \#n \rightarrow SP$	(negative n to allocate space)
LSL	BWI	Dx,Dy	***0*	е	-	-	-	-	-	_	-	-	-	_	-	X - 0	Logical shift Dy, Dx bits left/right
LSR		#n,Dy	1			ĺ			_								
LOI!				d	1 -	l -	-	-			-	-	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	Щ.	<u>l</u> -	<u>L</u> -	d	d	d	d	Ь	d	d			L-	 _	Logical shift d 1 bit left/right (.W only)
MOVE 4	BWL	s,d	-**00	е	s ⁴	е	е	е	е	е	е	е	S	S	s ⁴	s → d	Move data from source to destination
				_	-												
MOVE	W	s,CCR	=====	S	-	S	S	2	2	S	2	2	2	S	S	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	92,z	=====	S	-	S	S	S	2	S	2	2	2	S	S	$SR \leftarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	<u>d</u>	d	d	d	d	-		-	SR → d	Move Status Register to destination
	***			u		u	u	u		u	u	u	-	-	Ė		
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
		An,USP	1	-	S	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privileged)
	BWL		XNZVC	n_		(An)	(Ап)+	-(An)	(i,An)	(i,An,Rn)	abs.W	nha I	(i,PC)	(i,PC,Rn)	#n		Stadiki Sintai (i i i i i i i i i i i i i i i i i i
	ПMГ	b,z	771171 A C	υΠ	АΠ	(AII)	(AII)+	-(AII <i>)</i>	(I,AfI)	(1171,1114,1)	an2.₩	an2.F	(1,76)	(1,5,1,11)	#П		

Opcode	Ciza	Operand	CCR	F	Ho	tivo	Addras	. o-o	nurro	d-doctina	tion o	-oitho	r i-die	placemen	ıt	Operation	Description
орьонь	BWL	s.d	XNZVC		An		(An)+	-(An)	(i,An)	(i,An,Rn)			(i,PC)		#n	oper acion	DESCI IPLIUII
MOVEA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	(I,I B,I(II)		s → An	Move source to An (MOVE s,An use MOVEA)
MOVEM ⁴		Rn-Rn,d		3	-	q	-	٩ 2	q	q	٩	q	-	- 2	2	Registers \rightarrow d	Move specified registers to/from memory
MUVLM		s,Rn-Rn		_	_	S	S	- u	S	S	S	S	S	S	_	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP		Dn,(i,An)		S		-	-	_	q	-	2	-	-	- 2			Move Dn to/from alternate memory bytes
MUVLI	""	(i,An),Dn		q	_	_			S	_		_	_	_	_		(Access only even or odd addresses)
MOVEQ ⁴	-	#n,Dn	-**00	ď	-	-	_	_	-	_	_	-		-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS		s,Dn	-**00	u e	-	S	S	S	S	S	S	S	S	S	S	± 16 bit s * ± 16 bit Dn $\rightarrow \pm 0$ n	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00			S							S		2	16bit s * 16bit Dn \rightarrow Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD		d IIIU,8	*U*U*	6	_	q	s d	s S	д 2	g S	l S	s s	- 2	2 -		0 - d ₀ - X → d	Negate BCD with eXtend, BCD result
		d	****	d u	-	d	d	d	d	d	d	d		-	-	0 - d → d	Negate destination (2's complement)
	BWL		****	d	-	d	d	d	d	d	П	d	-	-	-	0 - d - X → d	Negate destination (2 s complement)
NOP	DWL	u		u	-	_	- -	- u	- u		u -	и		-	-	None	No operation occurs
	BWL	d	-**00	d	-	- d	d	_ _	- d	- d	- d	d	-	-	-	$NOT(d) \rightarrow d$	Logical NOT destination (1's complement)
OR ⁴		s,Dn	-**00		-	_									s ⁴	s OR Dn \rightarrow Dn	Logical OR
ПК		Dn,d	- ~ ~ 0 0	9	-	s d	s d	g S	s s	s d	2	s s	S -	2	S.	Dn OR d → d	CORI is used when source is #n)
ORI ⁴		#n,d	-**00	9	-	d			d	d	ď				-	#n DR d → d	
ORI ⁴			=====	d	-		d	d			d	d	-	-			Logical OR #n to destination
		#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n OR CCR → CCR	Logical OR #n to CCR
ORI ⁴		#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-		#n OR SR → SR	Logical OR #n to SR (Privileged)
PEA	L	2		-	-	S	-	-	2	S	2	S	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL		Dx,Dy	-**0*	е.	-	-	-	-	-	-	-	-	-	-	-	[— — —	Rotate Dy, Dx bits left/right (without X)
ROR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
5514	W	<u>d</u>		-	-	d	d	d	d	d	d	d	-	-	-	, , , , , , , , , , , , , , , , , , ,	Rotate d 1-bit left/right (.W only)
ROXL		Dx,Dy	***0*	8	-	-	-	-	-	-	-	-	-	-	-	C T	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X ⋖ 1. 8	Rotate Dy, #n bits left/right (#n: 1 to 8)
D.T.C	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92); 92 ← +(92)	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^{+} \rightarrow CCR, (SP)^{+} \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	29 ← +(92)	Return from subroutine
SBCD	В	Dy,Dx	*U*U*	9	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111
																else O's → d	else d.B = 00000000
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n → SR; STOP	Move #n to SR, stop processor (Privileged)
SUB 4		s,Dn	****	е	S	S	S	S	2	S	2	S	S	2	s ⁴	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
		Dn,d		9	d^4	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	е	S	S	S	S	S	S	S	S	S			Subtract address (.W sign-extended to .L)
	BWL		****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	$d - \#n \rightarrow d$	Subtract quick immediate (#n range: 1 to 8)
SNBX	BWL	Dy,Dx	****	9	-	-	-					-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	1	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] $\leftarrow \rightarrow$ bits[15:0]	Exchange the 16-bit halves of Dn
ZAT	В	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
	BWL	d	-**00	Ь	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	b,z	XNZVC	Dn	_	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#п	. , ,	'
		·=	1			<u> </u>			-	· · · · · ·						ı	

Condition Tests (+ OR, !NOT, ⊕ XOR; " Unsigned, "Alternate cc)												
CC	Condition	Test	CC	Condition	Test							
T	true	1	\mathbb{S}	overflow clear	!V							
F	false	0	VS	overflow set	٧							
ΗI"	higher than	!(C + Z)	PL	plus	!N							
rz _n	lower or same	C + Z	MI	minus	N							
HS", CCª	higher or same	!C	GE	greater or equal	!(N ⊕ V)							
LO", CSª	lower than	C	LT	less than	$(N \oplus V)$							
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$							
EQ	equal	Z	LE	less or equal	$(N \oplus V) + Z$							

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, **d** Destination

Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

Effective address

Long only; all others are byte only 2 Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

* set according to operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined

Branch sizes: $.\mathbf{B}$ or $.\mathbf{S}$ -128 to +127 bytes, $.\mathbf{W}$ or $.\mathbf{L}$ -32768 to +32767 bytes Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.