

# **Compare CP830 DEV01 User Manual**

This document define pin out of CP830 EVB.

Version 1.3



### **Table of Contents**


1	На	ırdware block diagram	<u>3</u>
2	Sys	stem requirements	4
3	Pin	out reference	4
	3.1	Pin out table	4
	3.2	Pin out reference	5
4	An	tenna hardware setup	6
5	Pe	ripherals support	7
	5.1	Reference setup	7
6	На	rdware configuration	8
	6.1	CMSIS-DAP	8
	6.2	J-Link/JTAG	9
7	Rej	ference electrical schematics	11
8	CP	830 EVB 3V0 pin out	13



## 1 Hardware block diagram

• IC: RTL8711AF

EVB: compare CP830\_DEV01





# 2 System requirements

- Windows PC (XP, Vista, 7)
- USB type A to Micro-B USB cable x 1
- RS-232 to UART board(debug) x 1, JTAG cable x1 (option)

#### 3 Pin out reference


3.1 Pin out table

<u> </u>	3.1 Fill Out table							
Con	EVB name	Pin	Net name	Con	EVB name	Pin	Net name	
	I2C SCL*	6	GPIOD 6		RX/D0	8	GPIOA 6	
	I2C SDA*	5	GPIOD 7		TX/D1	7	GPIOA 7	
	DAC	4	DAC CHO		D2	6	GPIOA 5	
	A2	3	ADC CH2		D3/PWM2*	5	GPIOD 4	
J20	A1	2	ADC CH1	J19	D4/PWM1*	4	GPIOD 5	
	A0	1	ADC CH1		D5	3	GPIOA 4	
					D6	2	GPIOA 3	
					D7	1	GPIOA 2	
Con	EVB name	Pin	Net name	Con	EVB name	Pin	Net name	
	VIN	12	NC		D8/PWM0*	12	GPIOB 4	
	GND	11	GROUND		D9/PWM1*	11	GPIOB 5	
	GND	10	GROUND		D10/CS/PWM0	10	GPIOC 0	
	5V	9	5VDD		D11/MOSI/PWM2	9	GPIOC 2	
	3.3V	8	VDD33		D12/MISO/PWM3	8	GPIOC 3	
sJ22	RESET	7	NC	J21	D13/SCK/PWM1	7	GPIOC 1	
SJZZ	IOREF	6	VDD33		GND	6	GND	
	RSVD	5	NC		AREF	5	VDD33	
	D16	4	GPIOA 1		I2C SDA	4	GPIOC 4	
	D17	3	GPIOA 0		I2C SCL	3	GPIOC 5	
	D18	2	GPIOE 5		D14	2	GPIOB 3	
	RSVD	1	NC		D15	1	GPIOB 2	





#### 3.2 Pin out reference







## 4 Antenna hardware setup

■ I-PEX/U.FL connector: R206

External antenna: R207

PCB antenna: R208







# **5** Peripherals support

• Debug UART: GPIOB\_[0..1]

• JTAG: GPIOE\_[0..4]

UART

• I2C / I2S/SPI

PWM/PCM

## **5.1** Reference setup

PIN name	JTAG	UART Funtion	I2C Group	SPI Group	I2S GROUP	PCM Group	WL LED0	PWM	WKDT	GPIO_INT
	JIAO		ize droup		123 011001	r Civi Group	WL_LLDO	F VV IVI	VVICOT	
GPIOA_0		UART2_IN		SPI1_MISO	Н					GPIO_INT
GPIOA_1		UART2_CTS		SPI1_MOSI						GPIO_INT
GPIOA_2		UART2_RTS		SPI1_CLK						
GPIOA_3		UARTO_RTS			SPL					
GPIOA_4		UART2_OUT		SPI1_CS						
GPIOA_5		UARTO_CTS							WKDT0	
GPIOA_6		UARTO_IN	<b>UAR</b>	_						
GPIOA_7		LIARTO_OLIT	7 UAN							
GPIOB_0		UART_LOG_OUT								
GPIOB_1	~	UART LOG IN					WL_LED0			
GPIOB_2			I2C3_SCL							
GPIOB_3	Debug	console	I2C3_SDA							GPIO_INT
GPIOB_4							WL_LED0	PWM0		GPIO_INT
GPIOB_5			12C _				WL_LED0	PWM1		
GPIOC_0		UARTO_IN		SPIO_CSO	I2S1_WS	CM1_SYNC		PWM0		
GPIOC_1		UARTO_CTS		SPIO_CLK	I2S1_CLK	CM1_CLK		PWM1		GPIO_INT
GPIOC_2		UARTO_RTS	SPIZ	SPI0_MOSI	I2S1_SD_TX	CM1_OUT		PWM2	<b>VPWIV</b>	
GPIOC_3		UARTO_OUT		SPI0_MISO	I2S1_MCK	PCM1_IN		PWM3		GPIO_INT
GPIOC_4		120	I2C1_SDA	SPIO_CS1	I2S1 SD RX	Lac				GPIO_INT
GPIOC_5		120	I2C1_SCL	SPIO_CS2		12 <del>S</del>				GPIO_INT
GPIOD_4		UART2_IN	I2C0_SDA	SPI1_CS		PCM1_SYNC		PWM0		GPIO_INT
GPIOD_5	JTAG	UART2_CTS	I2CO_SCL	SPI1_CLK		PCM1_CLK		PWM1	WKDT2	GPIO_INT
GPIOD_6	סאונ	UART2_RTS	I2C1_SCL	SPI1_MOSI	I2SO_SD_RX	PCM1_OUT		PWM2		GPIO_INT
GPIOD_7	_	UART2_OUT	I2C1_SDA	SPI0_MISO		PCM1_IN		PWM3		GPIO_INT
GPIOE_0	TAG_TRST	UARTO_OUT	I2C2_SCL	SPIO_CSO	12S0_WS	PCM0_SYNC		PWM0		
GPIOE_1	TAG_TDI	UARTO_RTS	I2C2_SDA	SPI0_CLK	I2SO_CLK	PCM0_CLK		PWM1		GPIO_INT
GPIOE_2	TAG_TDO	UARTO_CTS	I2C3_SCL	SPI0_MOSI	I2SO_SD_TX	PCM0_OUT		PWM2		GPIO_INT
GPIOE_3	TAG_TMS	UARTO_IN	I2C3_SDA	SPI0_MISO	I2S0_MCK	PCM0_IN		PWM3	WKDT3	GPIO_INT
GPIOE_4			I2C3_SCL	SPIO_CS1						
GPIOE_5			I2C3_SDA	SPI0_CS2						GPIO_INT






### 6 Hardware configuration

#### 6.1 CMSIS-DAP

CP830\_DEV01 supports CMSIS-DAP debugger. It requires installing "serial to USB driver"at first. Serial to USB driver can be found in tools\serial\_to\_usb\mbedWinSerial\_16466.


Connect board to the PC with micro-USB cable.





### 6.2 J-Link/JTAG

Weld JTAG and log UART connectors to HDK board and connect with pitch 2.54mm 2x5pins connector. It is recommended to weld the connector on the bottom side. Users can connect extension boards from top side.



Dupont Line or 2.54mm 2x5 pins connector.










Power On


Holding button (red-circled) then plugging power to disable CMSIS-DAP function. Release the button after power on.




Note: To reset main chip, it is recommended to press Reset button (green-circled) instead of re-plugged in the power cable.



7 Reference electrical schematics











# 8 CP830 DEV01 pin out

