



# Chapter 6 – Memory

# Chapter 6 Objectives

---

- Master the concepts of **hierarchical** memory organization.
  - Understand how each **level** of memory contributes to system performance, and how the performance is measured.
  - Master the **concepts** behind cache memory, virtual memory, memory segmentation, paging and address translation.
-

# 6.1 Introduction

---

- Memory lies at the **heart** of the stored-program computer.
  - In previous chapters, we studied the components from which memory is built and the ways in which memory is accessed by various ISAs.
  - In this chapter, we focus on memory organization. A clear understanding of these ideas is **essential** for the analysis of system performance.
-

# Outline

---

- Types of memory and the memory hierarchy
- Cache memory
- Virtual memory

## 6.2 Types of Memory

---

- There are **two** kinds of main memory: *random access memory, RAM, and read-only-memory, ROM.*
- There are two types of RAM, dynamic RAM (**DRAM**) and static RAM (**SRAM**).
- DRAM consists of capacitors that **slowly** leak their charge over time. Thus, they must be refreshed every few milliseconds to prevent data loss.
- DRAM is “**cheap**” memory owing to its simple design.

## 6.2 Types of Memory

---

- SRAM consists of circuits similar to the **D flip-flop** that we studied in Chapter 3.
- SRAM is very **fast** memory and it doesn't need to be refreshed like DRAM does. It is used to build cache memory, which we will discuss in detail later.
- ROM also does not need to be refreshed, either. In fact, it needs very little charge to retain its memory.
- ROM is used to store permanent, or semi-permanent data that **persists** even while the system is turned off.


## 6.3 The Memory Hierarchy

---

- Generally speaking, faster memory is more expensive than slower memory.
- To provide the best performance at the lowest cost, memory is organized in a hierarchical fashion.
- Small, fast storage elements are kept in the CPU, larger, slower main memory is accessed through the data bus.
- Larger, (almost) permanent storage in the form of disk and tape drives is still further from the CPU.

# 6.3 The Memory Hierarchy

- This storage organization can be thought of as a **pyramid**:



## 6.3 The Memory Hierarchy

---

- We are most interested in the memory hierarchy that **involves** registers, cache, main memory, and virtual memory.
  - **Registers** are storage locations available on the processor itself.
  - **Virtual memory** is typically implemented using a hard drive; it extends the address space from RAM to the hard drive.
  - Virtual memory provides more space: **Cache memory** provides speed.
-

## 6.3 The Memory Hierarchy

---

- To access a particular piece of data, the CPU **first** sends a request to its nearest memory, usually cache.
- If the data is **not** in cache, then main memory is queried. If the data is **not** in main memory, then the request goes to disk.
- Once the data is located, then the data, and a number of its **nearby** data elements are fetched into cache memory.

# Outline

---

- Types of memory and the memory hierarchy
- Cache memory
- Virtual memory

# 6.4 Cache Memory

---

- $V @ \{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$
- $O \in \{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$
- $V @ \{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$ 
  - $\emptyset$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$
  - $\emptyset$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$
  - $\emptyset$   $\{ \cdot \} [ \cdot ^{&} \{ \cdot \} ]$

# 6.4 Cache Memory

---


- V@ Á [ ] | ^ • o & @ Á [ æ ] æ \* Á & @ { ^ Á & direct mapped cache È
- Q Á Á [ ^ & o Á [ æ ] ^ á & @ Á [ } • æ æ \* Á ~ Á N à | [ & • [ & @ É | [ & Á X [ Á æ Á ^ { [ ! ^ Á æ • Á [ & @ à | [ & Á Y MAX { [ å N È
- V@ • É Á ^ Á @ c ^ Á F € Á | [ & • Á & @ É | [ & Á Á ~ & @ Á æ Á @ | å Á | [ & • Á É F I É G I É H É M Á æ { ^ { [ ! ^ È

The next slide illustrates this mapping.

---


# 6.4 Cache Memory

- Y å@aa^&c  
{ æ ] ^åÁ&@  
& } • åç \* Á ~  
à|[ & • Á ~  
&@ Á|[ & ÁX  
[ Á æ  
{ ^{ [ | ^ Á æ •  
{ Á&@ Á|[ &  
Y MAX { [ å NÈ




## 6.4 Cache Memory

□ Cache \* ^  
^ cache ] | ^ E



# 6.4 Cache Memory

- V[ Á^{|{ |{ Áå^&Á } ] à \* È@Áå æ^Á æ, Á ^{ [ |^  
æå!^•• Áæç{ } ^å Á d Á@Á fields • @, } Á^|[, È
  - The *offset* field uniquely identifies an address within a specific block.
  - The *block* field selects a unique block of cache.
  - The *tag* field is whatever is left over.



- V@Aå^•À ~@•^Aå|å•Àe^À^c^{|{ à ^åÀ^&@ææ^c^|å c^• [ ~À[ o@À ^{ [ |^Àæ åÀ&@È


# 6.4 Cache Memory

---

- ÒÝÓE ÚŠÒÀ ÈÈ Ô[ } • ã^|Á Á^ C^ Èæåå|^•• æ| ^ Á ã<sup>ç</sup>  
{ ^{ [ |^ Á & } • ãç \* Á Á Á|[ & • Èæ å Á & @ Á ã G  
à|[ & • Èæ @|^ Á & @ Á|[ & Á Á Á^ C^ • È
- V@ Á ^ ã • Á Ó|[ & Á Èæ å Á G Á ã Á ^{ [ |^ Á ã Á  
Ó|[ & Á Èæ Á & @ Èæ å Á Ó|[ & • Á F Á Èæ å Á H Á ã  
{ ^{ [ |^ Á ã Á Ó|[ & Á F Á Èæ & @ È
- W ã \* Á @ Á & Èæ|[ & Èæ å Á ~•^ o Á ã |á • Èæ ^ Á & Á ^  
@ , Á ã Á ^{ [ |^ Á ã • Á & @ Á & Á |][ , • È

# 6.4 Cache Memory

- ÓYOEI ÚŠÒÂ ÈFÔ[ ] ca Ô[ ] • ã^| Á Á ^ c^ Ëaåå|^•• a| ^ Á a{ ^{ [ | ^ Á &[ ] • ã^\* Á Á Á | [ & • Ëaå å Á a&@ Á aG à|[ & • Ëa@ | ^ Á a&@ Á | [ & Á Á Á ^ c^ • E
- Øa•dË ^ Á ^ ^ å Á | Á ^ c^ | { ã^ Á @ Á ååå|^•• Á | | { a Á | Á a] ã^\* E Òa&@ Á | [ & Á Á Á ^ c^ • Ëa[ Á @ Á ~^o Á | å Á ^ • o & } aë Á G Á a L a@ | ^ Á a^ Á G Á | [ & • Á a&@ Ëa[ Á @ Á | [ & Á Á | å Á ^ • o & } aë Á F Á a L a@ Á ^ a^\* Á F Á a Á | Á @ Á a Á a Á a Á ^ { [ | ^ Á ååå|^•• Á @ e Á à Á Á ^ & e • ^ Á @ | ^ Á a^ Á a Á a Á G M F Á ^ c^ • D




# 6.4 Cache Memory


□ÒÝŒÙ ÚŠÒÂ ÈÊ Ô[ } Ïâ

- Ú̄ ] ] [ • ^ Á , ^ Á ^ ^ Á Á [ Á & & ^ • • { æ Á ^ { [ | ^ Á Á Á ^ ^ • • Á F } € € € FF Á Á Á æ æ ^ D Q Á ^ Á æ æ } € € € FF Á • Á \* Á @ Á Á Á ^ ^ • • Á { | { æ - { { Á Á ^ | ^ Á Á ^ Á ^ Á Á ^ | ^ Á È
  - V @ • É @ Á æ Á ^ { [ | ^ Á Á Á ^ ^ • • € € € FF Á æ • Á Á & @ Á | | & Á È
  - Ø Á ^ | ^ Á Á @ , • Á @ Á æ ] Á \* É æ } \* Á æ @ Á @ Á æ Á @ Á Á @ Á æ [ • d | ^ Á æ @ Á @ Á æ æ È

The next slide illustrates another mapping.




# 6.4 Cache Memory



# 6.4 Cache Memory


- ÓYOF ÚŠÒÀ ÈGŒ•• { ^Áœ^ c^Èœå!^••æ| ^Á ^{ [ !^ & }•ãc Á ÁF! à^ c^•È&a&@ Áœ ÁF! Á|[ & •È& åÁa&@|[ & @e Á Á^ c^•È
  - The number of memory blocks are:  $\frac{2^{14}}{2^3} = 2^{11}$
  - Each main memory address requires 14 bits. Of this 14-bit address field, the rightmost 3 bits reflect the offset field
  - We need 4 bits to select a specific block in cache, so the block field consists of the middle 4 bits.
  - The remaining 7 bits make up the tag field.



# 6.4 Cache Memory


---

- **EXAMPLE 6.3** Assume a byte-addressable memory consisting of 16 bytes divided into 8 blocks. Cache contains 4 blocks. We know:
  - A memory address has 4 bits.
  - The 4-bit memory address is divided into the fields below.



# 6.4 Cache Memory

- ÓYOEÚŠÒÂÈHÔ[ } cå V@Á æ ] å \* Á[ :Á ^{ [ !^ { ^{ & Á @ , } Á^|UvvK



Main Memory
(000) Block 0 (addresses 0x0, 0x1)
(001) Block 1 (addresses 0x2, 0x3)
(010) Block 2 (addresses 0x4, 0x5)
(011) Block 3 (addresses 0x6, 0x7)
(100) Block 4 (addresses 0x8, 0x9)
(101) Block 5 (addresses 0xA, 0xB)
(110) Block 6 (addresses 0xC, 0xD)
(111) Block 7 (addresses 0xE, 0xF)

Maps To	Cache
→	Block 0 (00)
→	Block 1 (01)
→	Block 2 (10)
→	Block 3 (11)
→	Block 0 (00)
→	Block 1 (01)
→	Block 2 (10)
→	Block 3 (11)

# 6.4 Cache Memory

- ÓYOT ÚŠÒÀÈ Ô[ ] • ã^|Áfí Èaã Á ^{ [ |^ Áåå| ^••^• Áç å  
î | Á| [ &• Á Á&@ Á @|^ Áæ&@| [ & Á[ } cæ • Á Á^ c• È  
Y ^ Á@ç^ K
  - 3 bits for the offset
  - 6 bits for the block
  - 7 bits for the tag.
- OEÁ ^{ [ |^ Á^~| ^} & Á[ | Áç@ Á æ• Á[ ||| , • K

0x0404 =	0000010	000000	100
	Tag	Block	Offset

# 6.4 Cache Memory

- QÁ~{ { æ^ Á~é^ &@ Á æ ] ^å &@ Á æ • Á æ { { ^{ [ | ^ Á || &• Á æ { [ å^ | æ æ @ } Á &@ Á æ &@ à || &• ÈV @ Á æ ] ð \* Å^ ] ^} å• Á } K
  - V@ Á~{ à^ | Á ~é æ • Á æ @ Á { æ { { ^ Á æ å | ^ • • Cç , Á æ ^ Á æ å | ^ • • ^ • Á ç å å Á æ Á ^ { [ | ^ D
  - V@ Á~{ à^ | Á ~é || &• Á æ ^ Á æ &@ Cç @ &@ å^ C | { ð ^ • Á @ Á å ^ Á ~é @ Á || & Á å | å D
  - P[ , Á æ ^ Á æ å | ^ • • ^ • Á ç å @ | Á å ^ C ^ • Á | Á [ | å • D  
æ ^ Á æ Á å | & Cç @ & @ å^ C | { ð ^ • Á @ Á å ^ Á ~é @ [ ~^ C å | å D


## 6.4 Cache Memory

---

- Suppose instead of placing memory blocks in **specific cache locations** based on memory address, we could **allow a memory block to go anywhere in cache**.
- In this way, **cache would have to fill up before any block in cache is evicted**.
- This is how ***fully associative*** cache works.
- A memory address is partitioned into **only two fields**: the **tag** and the **word**.

## 6.4 Cache Memory

- ❑ Suppose, as before, we have 14-bit memory addresses and a cache with 16 blocks, each block of size 8. The field format of a memory reference is:



- ❑ When the **cache is searched, all tags are searched in parallel** to retrieve the data quickly.
- ❑ This requires special, costly hardware.

## 6.4 Cache Memory

---

- You will recall that **direct mapped cache evicts a block (easy)** whenever another memory reference needs that block.
- With **fully associative cache**, we have no such mapping, thus we must devise an **algorithm** to determine **which block to evict** from the cache.
- The block that is evicted is the ***victim block***.
- There are a **number** of ways to pick a victim.



## 6.4 Cache Memory

---

- **Set associative cache** combines the ideas of direct mapped cache and fully associative cache.
- An ***N*-way set associative cache** mapping is like direct mapped cache in that **a memory reference maps to a particular location** in cache.
- Unlike direct mapped cache, a memory reference **maps to a set of several cache blocks**, similar to the way in which fully associative cache works.
- Instead of mapping anywhere in the entire cache, a memory reference can map only to the **subset** of cache slots.


# 6.4 Cache Memory

- The number of cache blocks per set in set associative cache varies according to overall system design.
    - For example, a **2-way set associative cache** can be conceptualized as shown in the schematic below.
    - Each set contains two different memory blocks.




# 6.4 Cache Memory

- In set associative cache mapping, a memory reference is divided into **three** fields: tag, set, and offset.
- As with direct-mapped cache, the **offset** field chooses the word within the cache block, and the **tag** field uniquely identifies the memory address.
- The **set** field determines the set to which the memory block maps.
- HW Problem:




# 6.4 Cache Memory



- **EXAMPLE 6.5** Suppose we are using 2-way set associative mapping with a word-addressable main memory of  $2^{14}$  words and a cache with 16 blocks, where each block contains 8 words.

- Cache has a total of 16 blocks, and each set has 2 blocks, then there are 8 sets in cache.
- Thus, the set field is 3 bits, the offset field is 3 bits, and the tag field is 8 bits.



# Summary: Cache

---

- Direct Mapped
  - many memory blocks --> one cache block
  - eviction is easy
  - content search is easy
- Fully Associative
  - a memory block --> any cache block (full scope)
  - eviction algorithm needed
  - content search is exhaustive, parallel, costly
- Set Associative
  - a memory block --> one set (of blocks) in cache
  - eviction algorithm is simpler but needed
  - content search is limited

# Outline

---

- Types of memory and the memory hierarchy
- Cache memory
- Virtual memory

# 6.5 Virtual Memory

---

- Cache memory enhances performance by providing **faster** memory access speed.
- Virtual memory enhances performance by providing **greater** memory capacity, without the expense of adding main memory.
- Instead, a portion of a disk drive serves as an **extension** of main memory.
- If a system uses **paging**, virtual memory partitions main memory into individually managed *page frames*, that are written (or paged) to disk when they are not immediately needed.

## 6.5 Virtual Memory

---

- A *physical address* is the actual memory address of physical memory.
  - Programs create *virtual addresses* that are *mapped* to physical addresses by the **memory manager**.
  - *Page faults* occur when a logical address requires that a page be **brought in** from disk.
  - *Memory fragmentation* occurs when the paging process results in the creation of **small, unusable clusters** of memory addresses.
-


# 6.5 Virtual Memory

---

- Main memory and virtual memory are divided into **equal** sized **pages**.
  - The **entire** address space required by a process need **not** be in memory at once. Some parts can be on disk, while others are in main memory.
  - Further, the pages allocated to a process do **not** need to be stored **contiguously** -- either on disk or in memory.
  - In this way, only the **needed** pages are in memory at any time, the **unnecessary** pages are in slower disk storage.
-

# 6.5 Virtual Memory

- Information concerning the location of each page, whether on disk or in memory, is maintained in a data structure called a *page table* (shown below).
- There is **one** page table for **each** active process.



# 6.5 Virtual Memory

---

- When a process generates a **virtual address**, the operating system **translates** it into a physical memory address.
  - To accomplish this, the virtual address is divided into **two fields**: A **page** field, and an **offset** field.
  - The page field determines the **page location** of the address, and the offset indicates the location of the address within the page.
  - The **logical** page number is **translated** into a **physical** page frame through a lookup in the page table.
-



# 6.5 Virtual Memory

---

- If the **valid bit is zero** in the page table entry for the logical address, this means that the page is **not in memory** and must be **fetched** from disk.
  - This is a **page fault**.
  - If necessary, a **page is evicted** from memory and is **replaced** by the page retrieved from disk, and the **valid bit is set** to 1.
- If the **valid bit is 1**, the **virtual page number** is **replaced** by the **physical frame number**.
- The data is then **accessed** by adding the **offset** to the physical frame number.

# 6.5 Virtual Memory

- As an example, suppose a system has a virtual address space of 8K and a physical address space of 4K, page size is 1024 and the system uses byte addressing.
  - We have  $2^{13}/2^{10} = 2^3$  virtual pages.
- A virtual address has 13 bits ( $8K = 2^{13}$ ) with 3 bits for the page field and 10 for the offset, because the page size is 1024.
- A physical memory address requires 12 bits, the first two bits for the page frame and the trailing 10 bits the offset.



# 6.5 Virtual Memory


- Suppose we have the page table shown below.
- What happens when CPU generates address  $5459_{10} = 1010101010011_2 = 0x1553$ ?

Page	Frame	Valid Bit
0	-	0
1	3	1
2	0	1
3	-	0
4	-	0
5	1	1
6	2	1
7	-	0

Page	Addresses		
	Base 10	Base 16	
0 :	0 - 1023	0 -	3FF
1 :	1024 - 2047	400 -	7FF
2 :	2048 - 3071	800 -	BFF
3 :	3072 - 4095	C00 -	FFF
4 :	4096 - 5119	1000 -	13FF
5 :	5120 - 6143	1400 -	17FF
6 :	6144 - 7167	1800 -	1BFF
7 :	7168 - 8191	1C00 -	1FFF

# 6.5 Virtual Memory

- What happens when CPU generates address  $5459_{10} = 10101010011_2 = 0x1553$ ?



The high-order 3 bits of the virtual address, 101 ( $5_{10}$ ), provide the page number in the page table.

# 6.5 Virtual Memory

- The address  $1010101010011_2$  is converted to physical address  $010101010011_2 = 0x553$  because the page field 101 is replaced by frame number 01 through a lookup in the page table.

Page	Page Table		Addresses		
	Frame	Valid Bit	Page	Base 10	Base 16
0	-	0	0 :	0 - 1023	0 - 3FF
1	3	1	1 :	1024 - 2047	400 - 7FF
2	0	1	2 :	2048 - 3071	800 - BFF
3	-	0	3 :	3072 - 4095	C00 - FFF
4	-	0	4 :	4096 - 5119	1000 - 13FF
5	1	1	5 :	5120 - 6143	1400 - 17FF
6	2	1	6 :	6144 - 7167	1800 - 1BFF
7	-	0	7 :	7168 - 8191	1C00 - 1FFF

# 6.5 Virtual Memory

- What happens when the CPU generates address  $1000000000100_2$ ?

Valid bit=0 ==> a Mem page evicted and replaced with one from disk!

Page	Frame	Valid Bit
0	-	0
1	3	1
2	0	1
3	-	0
4	-	0
5	1	1
6	2	1
7	-	0

Page	Addresses		
	Base 10	Base 16	
0 :	0 - 1023	0 -	3FF
1 :	1024 - 2047	400 -	7FF
2 :	2048 - 3071	800 -	BFF
3 :	3072 - 4095	C00 -	FFF
4 :	4096 - 5119	1000 -	13FF
5 :	5120 - 6143	1400 -	17FF
6 :	6144 - 7167	1800 -	1BFF
7 :	7168 - 8191	1C00 -	1FFF

# 6.5 Virtual Memory

---

- The **effective access time (EAT)** takes all levels of memory into consideration.
- Thus, **virtual** memory is also a **factor** in the calculation, and we also have to **consider page table access time**.
- Suppose a main memory access takes 200ns, the page fault rate is 1%, and it takes 10ms to load a page from disk. We have:

$$\text{EAT} = 0.99(200\text{ns} + 200\text{ns}) + 0.01(10\text{ms}) = \\ 100.396\text{us.}$$

# 6.5 Virtual Memory

---


- Even if we had **no page faults**, the EAT would be 400ns because memory is always read **twice**: First to access the page table, and second to load the page from memory.
- Because **page tables** are read constantly, it makes sense to keep them **in a special cache** called a *translation look-aside buffer* (TLB).
- TLBs are a special **associative cache** that stores the mapping of virtual pages to physical page frames.

---

The next slide shows address lookup steps when a TLB is involved.


# TLB lookup process

1. Extract the page number from the virtual address.
2. Extract the offset from the virtual address.
3. Search for the virtual page number in the TLB.
4. If the (virtual page #, page frame #) pair is found in the TLB, add the offset to the physical frame number and access the memory location.
5. If there is a TLB miss, go to the page table to get the necessary frame number.  
If the page is in memory, use the corresponding frame number and add the offset to yield the physical address.
6. If the page is not in main memory, generate a page fault and restart the access when the page fault is complete.



Putting it all together:  
The TLB, Page Table,  
and Main Memory

## 6.5 Virtual Memory



# 6.5 Virtual Memory

---

- Another approach to virtual memory is the use of *segmentation*.
- Instead of dividing memory into **equal-sized pages**, virtual address space is divided into **variable-length segments**, often under the **control of the programmer**.
  - A segment is **located through its entry in a segment table, which contains** the segment's memory **location and a bounds** limit that indicates its size.
  - After a page fault, the operating system searches for a location in memory **large enough** to hold the segment that is retrieved from disk.

# 6.5 Virtual Memory


---

- Both paging and segmentation can cause **fragmentation**.
- **Paging** is subject to *internal* fragmentation because a process may not need the entire range of addresses contained within the page. Thus, there may be many **pages containing unused fragments** of memory.
- **Segmentation** is subject to *external* fragmentation, which occurs when **contiguous chunks** of memory **become broken up** as segments are **allocated and deallocated** over time.

The next slides illustrate internal and external fragmentation.

# 6.5 Virtual Memory

- Consider a small computer having 32K of memory.
- The 32K memory is divided into 8 page frames of 4K each.
- A schematic of this configuration is shown at the right.
- The numbers at the right are memory frame addresses.



# 6.5 Virtual Memory



---

- Suppose there are **four processes waiting to be loaded** into the system with memory requirements as shown in the table.
- We observe that these processes require 31K of memory.

Process Name	Memory Needed
P1	8K
P2	10K
P3	9K
P4	4K


# 6.5 Virtual Memory

- When the first three processes are loaded, memory looks like this:
- All of the frames are occupied by **three** of the processes.



# 6.5 Virtual Memory

- Despite the fact that there are **enough free bytes** in memory to load the fourth process, **P4 has to wait** for one of the other three to terminate, because there are **no unallocated frames**.
- This is *internal fragmentation inside the page frames*.



# 6.5 Virtual Memory

---

- Suppose that instead of frames, our 32K system uses **segmentation**.
- The memory segments of two processes is shown in the table at the right.
- The **segments can be allocated anywhere in memory**.

A process is pre-subdivided into multiple segments


A different example below:

Process Name	Segment	Memory Needed
P1	S1	8K
	S2	10K
	S3	9K
P2	S1	4K
	S2	11K

# 6.5 Virtual Memory


- All of the segments of P1 and one of the segments of P2 are loaded as shown at the right.
- Segment S2 of process P2 requires 11K of memory, and there is only 1K free, so it waits.

P1	S1	8K
	S2	10K
	S3	9K
P2	S1	4K
	S2	11K




# 6.5 Virtual Memory

- ❑ Eventually, Segment 2 of Process 1 is no longer needed, so it is unloaded giving 11K of free memory.
- ❑ But Segment 2 of Process 2 cannot be loaded because the free memory is **not contiguous**.



# 6.5 Virtual Memory

- Over time, the problem gets worse, resulting in **small unusable** blocks scattered throughout physical memory.
- This is an example of *external fragmentation*.
- Eventually, this memory is recovered through **compaction**, and the process starts over.



## 6.6 A Real-World Example

---

- The **Pentium** architecture supports both **paging and segmentation**, and they can be used **in various combinations** including unpaged unsegmented, segmented unpaged, and unsegmented paged.
- The processor supports two levels of cache (**L1 and L2**), both having a block size of **32 bytes**.
- The L1 cache is next to the processor, and the L2 cache sits between the processor and memory.
- The L1 cache is in two parts: an instruction cache (**I-cache**) and a data cache (**D-cache**).


---

The next slide shows this organization schematically.

# 6.6 A Real-World Example

The chunks of memory handled by the cache are called cache lines. The size of these chunks is called the cache line size. Common cache line sizes are 32, 64 and 128 bytes.

A cache can only hold a limited number of lines, determined by the cache size. For example, a 64 kilobyte cache with 64-byte lines has 1024 cache lines.



Each TLB entry holds a virtual page number and its corresponding physical page frame number.

# Chapter 6 Conclusion

---

- Computer memory is organized in a **hierarchy**, with the smallest, fastest memory at the top and the largest, slowest memory at the bottom.
  - **Cache** memory gives faster access to main memory, while **virtual** memory uses disk storage to give the illusion of having a large main memory.
  - Cache **maps** blocks of main memory to blocks of cache memory. Virtual memory **maps** page frames to virtual pages.
  - There are three general **types** of cache: Direct mapped, fully associative and set associative.
  - All virtual memory must deal with **fragmentation**, internal for paged memory, external for segmented memory.
-