LABORATOR 3

1. Scopul lucrării

Lucrarea îşi propune studierea detectoarelor de imparitate/paritate şi sintetizarea unui astfel de detector cu 4 variabile de intrare.

Detectorul de imparitate/paritate este un circuit logic combinaţional la ieşirea căruia trebuie să se obţină 1 logic dacă numărul variabilelor de intrare egale cu 1 logic este impar/par. El are la bază poarta SAU-EXCLUSIV (XOR) cu două intrări,(**fig. de mai jos**)

$A \longrightarrow Y = A \oplus B = AB + AB$						
A	B	$Y = A \oplus B$				
0	0	0				
0	1	1				
1	0	1				
1	1	0				

tabelul de adevăr - (tabelul de mai sus). La ieşirea XOR-ului se obţine 1 logic atunci când intrările sunt diferite (01 sau 10 - deci număr impar de 1 logic la intrări) şi 0 logic atunci când intrările coincid (00 sau 11 - deci număr par de 1 logic la intrări).

. Detectorul de imparitate-paritate comandat

În sinteza detectorului este necesar să se ţină seama de următoarele condiţii:

- 1) Transformarea detectorului de imparitate (fig. 3.4) în detector de paritate trebuie realizată prin schimbarea valorii logice a unei singure bare de comandă;
- 2) Indiferent de regimul de "imparitate" sau "paritate" în care lucrează detectorul, ieşirea acestuia trebuie să fie 1 logic în momentul detecţiei. Rezultă că pentru regimul de imparitate, ieşirea Y' = Y, iar pentru regimul de paritate, Y'=Y (vezi tab. 3.3). Este deci necesară utilizarea proprietăţii nr. 3 (XOR-ul ca detector de imparitate/paritate comandat) de maniera din fig. 3.5.




Fig. 3.5. Schema detectorului de imparitate/paritate comandat


$$Y' = Y \oplus P = \begin{cases} Y, daca \ P = 0 \ (detector \ de \ imparitate); \\ \overline{Y}, daca \ P = 1 \ (detector \ de \ paritate). \end{cases}$$

Tab. 3.3. Tabelul de adevăr al detectorului de imparitate/paritate comandat

D	C	В	A	Y	P	<i>Y'</i>
0	0	0	0	0	0	0
0	0	0	1	1	0	1
0	0	1	0	1	0	1
0	0	1	1	0	0	0
0	1	0	0	1	0	1
0	1	0	1	0	0	0
0	1	1	0	0	0	0
0	1	1	1	1	0	1
1	0	0	0	1	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	0
1	0	1	1	1	0	1
1	1	0	0	0	0	0
1	1	0	1	1	0	1
1	1	1	0	1	0	1
1	1	1	1	0	0	0
0	0	0	0	0	1	1
0	0	0	1	1	1	0
0	0	1	0	1	1	0
0	0	1	1	0	1	1
0	1	0	0	1	1	0
0	1	0	1	0	1	1
0	1	1	0	0	1	1
0	1	1	1	1	1	0
1	0	0	0	1	1	0
1	0	0	1	0	1	1
1	0	1	0	0	1	1
1	0	1	1	1	1	0
1	1	0	0	0	1	1
1	1	0	1	1	1	o Activa
1	1	1	0	1	1	0
1	1	1	1	0	1	1 Go to S

. Conţinutul referatului

- 1. Schema din fig. 3.5, completată cu numărul pinilor respectivi;
- 2. Tabelul 3.3;
- 3. Tabelul care rezultă în urma experimentului de la pct. 3.1.7;
- 4. Observații personale ale studentului.



Mai jos am implementat un detector de paritate/imparitate comandat cu variabila P cu ajutorul unui circuit integrat 74HC86 care contine 4 porti XOR.






Fig. A.13. CDB 486 (patru operatori XOR cu câte 2 întrări)


2) Tabelul de adevar este prezentat mai sus . De asemenea am veerificat pe schema mea tabelul de adevar dupa cum se vede in reprezentarile de mai jos:




D=0 C=0 B=0 A=1 P=0 =>Y=1 Y'=0




D=0 C=0 B=1 A=0 P=0 =>Y=1 Y'=0




D=0 C=0 B=1 A=1 P=0 =>Y=0 Y'=1




D=0 C=1 B=0 A=0 P=0 =>Y=1 Y'=1




D=0 C=1 B=0 A=1 P=0 =>Y=0 Y'=0




D=0 C=1 B=1 A=0 P=0 =>Y=0 Y'=1




D=0 C=1 B=1 A=1 P=0 =>Y=1 Y'=0




D=1 C=0 B=0 A=0 P=0 =>Y=1 Y'=0




D=1 C=0 B=0 A=1 P=0 =>Y=0 Y'=1




D=1 C=0 B=1 A=0 P=0 =>Y=0 Y'=1





D=1 C=0 B=1 A=1 P=0 =>Y=1 Y'=0




D=1 C=1 B=0 A=0 P=0 =>Y=0 Y'=0










D=1 C=1 B=1 A=1 P=0 =>Y=0 Y'=1










D=0 C=0 B=1 A=0 P=1 =>Y=1 Y'=0




D=0 C=0 B=1 A=1 P=1 =>Y=0 Y'=1











D=0 C=1 B=0 A=1 P=1 =>Y=0 Y'=1














D=1 C=0 B=0 A=1 P=1 =>Y=0 Y'=1




D=1 C=0 B=1 A=0 P=1 =>Y=0 Y'=1




D=1 C=0 B=1 A=1 P=1 =>Y=1 Y'=0




D=1 C=1 B=0 A=0 P=1 =>Y=0 Y'=1



D=1 C=1 B=0 A=1 P=1 =>Y=1 Y'=0



D=1 C=1 B=1 A=0 P=1 =>Y=1 Y'=0



D=1 C=1 B=1 A=1 P=1 =>Y=0 Y'=1

