### Nailgun: Breaking the Privilege Isolation on ARM

### Fengwei Zhang

COMPASS Lab, SUSTech





Background

Introduction

Nailgun Attack

Reference

### At the Beginning

Smart phone store lots of personal data.

- How they protect sensitive data?
- ► Have you ever worry about the leakage of your fingerprint in your smartphone?




## The Security Mechanism

Arm Device protect your data via privilege isolation and TrustZone.

### **Exception Level**


The exception levels is also call privilege level. The software running on each level will have different permission. For example, user space applications are executing on EL0 (Exception Level 0) and OS kernel is on EL1. EL2 is usually for Hypervisor.



<sup>\*</sup> Secure EL2 from Army8.4-A

### **Exception Level**

Beside the Normal World, there is a Secure World. Each exception level in Secure World is similar to Normal World. Notice that secure EL3 acts as a gate keeper, the world switches must go through Secure EL3.



<sup>\*</sup> Secure EL2 from Armv8.4-A


Naigun Attack is to break the privilege isolation.

### Introduction


Modern processors are equipped with hardware-based debugging features to facilitate on-chip debugging process.

- ► E.g., hardware breakpoints and hardware-based trace.
- ▶ It normally requires cable connection (e.g., JTAG [1]) to make use of these features.
- ► The debug host access the debug component on a processor, a.k.a. the debug target.


In traditional debugging, a cable is needed to connect the debug target and the host. There are physical connection to the debug target.




It is not that easy to access the target physically. In the most of the time, we can trust the debug host.



What if the debug host is not trusted?



The debug authentication can still limit the debug host.



### **Debug Authentication**

There are four types of debug

- Secure Invasive Debug
- Secure Non-Invasive Debug
- Non-Secure Invasive Debug
- Non-Secure Non-Invasive Debug

Invasive means the host can observe and control the target. There are debug authentication signals configured by OEMs indicating whether these four are implemented and enable or not. The debug host can not change the signal.

# Obstacles for misusing the traditional debugging

#### Obstacle for attackers:

- ▶ Obstacle 1: Physical access.
- Obstacle 2: Debug authentication mechanism.

Does both Obstacles work as expected?

## Memory mapping

Memory mapping is the translation between the logical address space and the physical memory.

Can we mapped the physical address of debug component to the memory, and then access it in another process?


### Inter-processor Debugging

We can use one processor on the chip to debug another one on the same chip, and we refer it as inter-processor debugging.

- Memory-mapped debugging registers. (Introduced since Armv7)
- No JTAG, No physical access.

### Inter-processor Debugging

Some CPUs have multiple cores, and each core is a processor by itself. We can launch a debug event from one core to another core.



# Debug authentication signal


Category	Platform / Device	Debug Authentication Signals			
		DBGEN	NIDEN	SPIDEN	SPNIDEN
Development Boards	ARM Juno r1 Board	~	~	V	V
	NXP i.MX53 QSB	×	~	*	*
IoT Devices	Raspberry PI 3 B+	V	~	V	V
Cloud Platforms	64-bit ARM miniNode	V	~	V	V
	Packet Type 2A Server	V	~	V	V
	Scaleway ARM C1 Server	~	~	V	V
Mobile Devices	Google Nexus 6	×	~	×	×
	Samsung Galaxy Note 2	~	~	×	*
	Huawei Mate 7	V	V	<b>v</b>	V
	Motorola E4 Plus	<b>~</b>	~	<b>~</b>	~
	Xiaomi Redmi 6	V	~	<b>v</b>	~

# Obstacles for misusing the traditional debugging

#### Obstacle for attackers:


- Obstacle 1: Physical access.
  We don't need physical access to debug a processor.
- Obstacle 2: Debug authentication mechanism. The debug authentication mechanism allows us to debug the processor.

Does both Obstacles work as expected?




### An example SoC system:

- Two processors as HOST and TARGET, respectively.
- Low-privilege and High-privilege resource.




### An example SoC system:

- Low-privilege refers to non-secure kernel-level privilege.
- ► High-privilege refers to any other higher privilege.




Both processors are only access low-privilege resource.

- Normal state
- ▶ Low-privilege mode




HOST sends a Debug Request to TARGET,

- TARGET checks its authentication signal.
- Privilege of HOST is ignored.




Implication: A low-privilege processor can make an arbitrary processor (even a high-privilege processor) enter the debug state.




TARGET turns to Debug State according to the request.

- Low-privilege mode.
- No access to high-privilege resource.




HOST sends a Privilege Escalation Request to TARGET,

- ► E.g., executing DCPS series instructions.
- ▶ The instructions can be executed at any privilege level.




TARGET turns to High-privilege Mode according to the request.

- Debug state, high-privilege mode
- ► Gained access to high-privilege resource




HOST sends a Resource Access Request to TARGET,

- ► E.g., accessing secure RAM/register/peripheral.
- Privilege of HOST is ignored.




Implication: The instruction execution and resource access in TARGET does not take the privilege of HOST into account.




### TARGET return the result to HOST,

- i.e., content of the high-privilege resource.
- ▶ I Privilege of HOST is ignored.



HOST gains access to the high-privilege resource while running in,

- Normal state
- ► Low-privilege mode



- 1. ARM.ARMv8-A reference manual.
- http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0487a.k/index.html.
- 2. Ning Zhenyu.Nailgun: Breaking the Privilege Isolation on ARM. https://fengweiz.github.io/19fa-cs315/slides/nailgun-zhenyu-ning.pdf.
- 3. Zhenyu Ning and Fengwei Zhang. Understanding the security of arm debugging features.

# Thanks!