

[illegible]

The diagram illustrates the MIPS architecture with the following components and connections:

- PC (Program Counter):** Outputs a 4-bit value to an **Add** block (a) and a 26-bit value to **Instruction [25-0]**.
- Instruction Memory:** Receives a 26-bit address from the PC and outputs a 32-bit **Instruction [31-0]** to the **Registers**.
- Registers:** A set of 32 registers. They receive **Write data** from **Instruction [15-0]** and output **Read data 1** and **Read data 2** to the **ALU**. They also output **RegDat** to the **Control** unit.
- Control Unit:** Receives **Instruction [31-26]** and outputs control signals: **Jump**, **Branch**, **MemRead**, **MtoReg**, **ALUOp**, **MemWrite**, **ALUSrc**, and **RegWrite**.
- ALU (Arithmetic Logic Unit):** Receives **Read data 1** and **Read data 2** from the registers. It also receives a 16-bit **Sign extend** signal from **Instruction [5-0]** and a 4-bit **ALUOp** signal from the control unit. It outputs a 32-bit **ALU result** to the **Data memory**.
- Data Memory:** Receives **Write data** from the ALU and outputs **Read data** to the registers. It also receives **MemWrite** and **MemRead** signals from the control unit.
- Shift Registers:** Two 28-bit shift registers. One shifts **Instruction [25-0]** left by 2 bits to produce **PC+4 [31-28]**. The other shifts the **ALU result** left by 2 bits to produce **Jump address [31-0]**.
- Muxes (Multiplexers):** Several 2-to-1 multiplexers are used to select between different data paths based on control signals. For example, a mux selects between **Read data 1** and **Read data 2** for the ALU, and another selects between **Read data** and **Write data** for the registers.

Numbered labels in the diagram correspond to the following components:

- PC
- Instruction memory
- Sign extend
- Registers
- Read data 1
- Read data 2
- Mux (selecting between Read data 1 and Read data 2)
- ALU
- Read data
- Write data
- Mux (selecting between Read data and Write data)

Instruction	RegDst	ALUSrc	Memto-Reg	Reg Write	Mem Read	Mem Write	Branch	Jump	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0	0
sw	X	1	X	0	0	1	0	0	0	0
beq	X	0	X	0	0	0	1	0	0	1
j	X	X	X	0	0	0	0	1	X	X

ALUOp		Camp functie							Operatie
ALUOp ₁	ALUOp ₀	F5	F4	F3	F2	F1	F0		
0	0	X	X	X	X	X	X	010	
X	1	X	X	X	X	X	X	110	
1	X	X	X	0	0	0	0	010	
1	X	X	X	0	0	1	0	110	
1	X	X	X	0	1	0	0	000	
1	X	X	X	0	1	0	1	001	
1	X	X	X	1	0	1	0	111	

ALU control input	Function
000	and
001	or
010	add
110	subtract
111	set on less than

```
lw/sw rt,imm(rs) # rt :=/= mem[(rs)+imm]
# | 0x23/0x2b | rs | rt | imm |
# -----
# 31-----26 25-21 20-16 15---0
#      6 b      5b      5b      16 b
```

```

jet
# goto et
# PC:=(PC+4) & 0xf0000000 + imm*4
# | 0x2 |   imm   |
# -----
# 31-26 25-----0

```

Registri: \$t0 (8) - \$t7 (15)