

COAL Assignment 1

21K-3153

(Q1) I In real address mode, 16-bit segment registers indicate base addresses of pre-assigned memory areas named segments.

In protected mode, segment registers hold pointers to segment descriptor tables, which describe the location, length and access rights of the memory segment.

(Q1) II As a rule, memory access takes more machine cycles because sending a single value from memory involves four steps

1. Place the address of the value on the address bus
2. Assert (change) the value of the processor's RD (read) pin
3. Wait one clock cycle for memory chips to respond
4. Copy data from data bus to destination operand

Each of these steps requires a single clock cycle.

In contrast, register access requires fewer clock cycles.

(Q1) (1) Industrial Robots

(2) Gaming Consoles

(Q)(IV) Executing a machine instruction is known as an instruction execution cycle.

The Instruction Pointer (IP) holds the address of the instruction to be executed.

- (1) The CPU fetches the instruction from the instruction queue and then increments the IP so it points to the next instruction.
- (2) The CPU decodes the instruction by looking at its binary bit pattern, which could reveal operands etc.
- (3) If operands are involved, the CPU fetches operands from registers (general purpose registers like base, counter etc) and sometimes performs calculations (done in the Arithmetic Logic Unit or ALU).
- (4) The CPU executes the instructions and updates status flags such as Zero flag, Carry flag etc.
- (5) If the output operand was part of the instruction, the CPU stores the result of the instruction in the operand.

Instructions are decoded using the instruction decoder, which coordinates the ALU and floating point unit. Reading program instructions from memory requires addresses to be placed on the address bus.

Control bus coordinates transfer of data between different units of the CPU.

(Q1V) A machine cycle is when the processor implements an instruction. An instruction cycle is a process in the computer is given a program, understands it and executes it from memory. An instruction cycle can contain multiple machine cycles.

(Q1VI) This is because a program written in Java is translated into Java byte code by a compiler which is executed by a program known as a Java Virtual Machine (JVM). Since Java byte code is always the same and is always executed by the JVM on almost every computer, the Java code is nearly machine independent.

(Q1VII) When the computer recognizes the ADD instruction, it looks up the value at the address 12FCBD10h, puts the value at one of ALU's input registers, put the value in AL at the other input register. Three parallel data buses are used for each of the two operands and output. Result is stored in a destination register if 12FCBD10h points to a register.

Q1. VII

(A) MOV 2020h, AX

illegal as a value cannot be assigned to an immediate memory.

(B) MOVZX AX, BX

Illegal since AX and BX are both the same size, and thus BX values do not need to be zero extended.

(C) MOV AX, WORD PTR [EBX] bits

The WORD data type is 16 bits, while AX is only 16 bits, thus operands are not the same size. Illegal.

(D) ADD [AL], [CH]

Illegal as destination must be an index or base register.

(E)

(E) INC 1Ah

Illegal because the answer has to be stored in a register and incrementing the value is not allowed.

Immediate.

Q1

(1X) "AB" = 2 byte

~~ABH = 2 byte~~

20 DUP (10 DUP("AB"), 10 DUP(ABH), "AB", ABH)

20 bits
20 bits
2 bits
2 bits

~~2 byte + 2 byte + 400 byte~~

+ 2 + 400 bits + 400 bits + 400 bits + 400 bits

Q1X "AB" = 16 bits, ABH = 16 bits

20 DUP (10 DUP("AB"), 10 DUP(ABH), "AB", ABH)

160
160
16
16

3200 + 3200 + 320 + 320 + 16 + 16 =

1072 bits → 884 bytes → 374h bytes

Q1 X

(A) MOV AX, 8F7Ah

ADD AX, 7AF8h

C	O	S	Z
1	0	0	0

8F7A

7AF8

10738

(B) MOV BX, 0FA770h

INC BX

C	O	S	Z
0	0	1	0

FA77

FA78

Q1

Seg x 10h + 98

I Segment: 560Eh

Offset: 53D9h

Real Address: ?

$$E = 15$$

$$+ P = 13$$

$$\hline 28$$

560E

x 10

560E0

+ 53D9

5B4B9

Real Address = 5B4B9h

II Segment = ~~0893h~~ 0893h

Offset = ?

Real Address = BC893h

Segment x 10 = 08930h

$$\begin{array}{r} \text{BC}893\text{h} \\ - 08930\text{h} \\ \hline \text{B3F63} \end{array}$$

- P = 15
- 16 = 16
- 17 = 17
- 18 = 18
- 19 = 19
- 20 = 20
- 21 = 21
- 22 = 22
- 23 = 23
- 24 = 24
- 25 = 25
- 26 = 26
- 27 = 27
- 28 = 28
- 29 = 29
- 30 = 30
- 31 = 31

Offset = B3F63h

8h = 2h

$$\begin{array}{r} 8 \\ - 9 \\ \hline 15 = F \end{array}$$

III Segment = ?

Offset = 50ADh

Net Address = ED320h

F = 15
16
11
12

$$\begin{array}{r} \text{ED}320\text{h} \\ - \quad 50\text{AD} \\ \hline \text{E}8280 \end{array}$$

~~E820/10h = [E822h] → segment~~

E8280h / 10 = [E828h] → segment

(03) .data

(I) A BYTE 10h

B BYTE 5h

• Code

~~mov AX, A~~
~~mov BX, B~~
~~mov~~

mov AX, A
xchg AX, B
mov A, AX

~~Q3~~

Q3 II • data

array1 WORD 20^h, 19^h, 18^h, 17^h, 16^h, 15^h, 14^h, 13^h, 12^h, 11^h, 10^h, 9^h, 8^h, 7^h, 6^h, 5^h, 4^h, 3^h, 2^h, 1^h

array2 WORD 1^h, 2^h, 3^h, 4^h, 5^h, 6^h, 7^h, 8^h, 9^h, 10^h, 11^h, 12^h, 13^h, 14^h, 15^h, 16^h, 17^h, 18^h, 19^h, 20^h

• code

```
mov esi, OFFSET array1
mov ebp, OFFSET array2
mov ecx, 20
```

loop:

```
mov AX, array [esi]
xchg AX, [ebp]
mov [esi], AX
add esi, 2
add ebp, 2
loop loop
```


Q3 III

• data

~~mov~~ mov esi, OFFSET array~~mov~~ mov ecx, 0~~mov~~ mov ecx, 100

L1:

add ecx, [esi]

inc ~~esi~~ esi~~loop~~ LOOP L1