



---

### A hardware and software guide for the STMPE801 8-bit port expander Xpander Logic™

---

## Introduction

The STMPE801 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus (I<sup>2</sup>C). It offers flexibility as each I/O is configurable as input, output. This device has been designed with very low quiescent current, and includes a wake up feature for each I/O, to optimize the power consumption of the IC.

This document highlights the guidelines and information complementary to the STMPE801; *8-bit port expander Xpander Logic™*, datasheet that is necessary for the successful design of STMPE801 in applications. Please also refer to the AN2421; *Using STMPE801 as keypad controller*, application note for implementation of a matrix keypad controller with the STMPE801.

The first part of the document highlights information on the hardware including external components/connectivity, power, etc.

The second part of the document focuses on information regarding the software, in which programming sample codes are shown.

# Contents

<b>1</b>	<b>Hardware</b>	<b>4</b>
1.1	External components	4
1.1.1	Typical application circuit	4
1.1.2	Reset pin recommendation	5
1.1.3	INT pin recommendation	6
1.2	Power supply	6
1.2.1	Power sequence (fail safe)	6
1.3	GPIO output configurations	6
1.3.1	Push-pull	7
1.3.2	Open drain	7
1.4	Unused Input pins	8
1.5	Suspend mode	8
<b>2</b>	<b>Software</b>	<b>9</b>
2.1	I2C	9
2.1.1	I2C initialization	9
2.1.2	I2C address	9
2.1.3	I2C address update/reset	9
2.2	Programming guide	10
2.2.1	Initialization	10
2.2.2	Interrupt handling	11
2.3	Hotkey de-bounce	11
<b>3</b>	<b>Revision history</b>	<b>12</b>

## List of figures


Figure 1.	Typical application schematic . . . . .	4
Figure 2.	RSTB connectivity recommendation 1 . . . . .	5
Figure 3.	RSTB connectivity recommendation 2 . . . . .	5
Figure 4.	RSTB connectivity recommendation 3 . . . . .	6
Figure 5.	GPIO push-pull configuration . . . . .	7
Figure 6.	GPIO open drain configuration (output low) . . . . .	7
Figure 7.	GPIO open drain configuration (output high) . . . . .	8
Figure 8.	Typical programming flow . . . . .	10

# 1 Hardware

## 1.1 External components

### 1.1.1 Typical application circuit

Figure 1. Typical application schematic



**Note:** Recommended connection at reset is based on the use of baseband/CPU GPIO as control signal. Please refer to [Section 1.1.2](#) for other recommended configurations.

SCLK and SDATA pull up must be to VCC. Pull up to voltage that is less than or greater than VCC may result in excessive leakage current.

In a typical application, the following external components are required:


- R1: 10 kΩ pull-up resistor at reset
- R2: 2.2 kΩ-10 kΩ pull-up resistor at INT
- R3: 2.2 kΩ-10 kΩ pull-up resistor at SCLK
- R4: 2.2 kΩ-10 kΩ pull-up resistor at SDATA
- R5: 1 MΩ pull-up/down resistors at address
- C1: 100 nF capacitor at VCC
- C2: 100 nF capacitor at VIO

### 1.1.2 Reset pin recommendation

The following is a few examples of configurations at the reset pin.


- If a reset delay is desired (recommended) upon power up, an RC delay can be connected to the reset as shown below.

**Figure 2. RSTB connectivity recommendation 1**




- If external reset assertion is required through CPU/baseband, RSTB can be connected to the GPIO. The diagram below shows the presence of a weak pull-up resistor assuming CPU/baseband control is open drain. The minimum pulse width of the external reset signal is 100  $\mu$ s.

**Figure 3. RSTB connectivity recommendation 2**



- If reset delay and external reset assertion, as shown in case1 and case2 above, are not required, it is recommended to short the reset pin to VCC through a low resistor of 0.1  $\Omega$  - 100  $\Omega$ .

**Figure 4. RSTB connectivity recommendation 3**

### 1.1.3 INT pin recommendation

The INT pin is programmable active low or active high. When programmed to active low, a pull-up resistor of 2.2 k $\Omega$  - 10 k $\Omega$  is required. When programmed to active high, a pull-down resistor of 2.2 k $\Omega$  - 10 k $\Omega$  is required.

If the INT signal is not in use, it is necessary to pull the INT pin to VCC.

## 1.2 Power supply

There are 2 voltage supplies, VIO and VCC, to the STMPE801.

VIO is the core voltage supply to the internal circuits and powered GPIO\_0 to GPIO\_7. VCC is the supply for the I<sup>2</sup>C blocks.

The operating VCC and VIO voltage range is 1.65 V to 3.6 V. An internal POR circuit monitors the VIO supply and holds STMPE801 in reset state until VIO is valid.

In order to prevent possible leakage, it is necessary to ensure  $VIO \geq VCC$ .

### 1.2.1 Power sequence (fail safe)

In order to ensure a proper power up of STMPE801, it is necessary to turn on supply to VIO first and then follow with VCC, if VIO and VCC are connected to a different supply voltage.

All GPIO pins of the STMPE801 are in fail safe structure. This means that it is possible to leave GPIO pins driven before STMPE801 power supply on.

It is recommended to connect the SCLK and SDATA pull-up resistors to the same supply as VCC. If a different supply is used, it is recommended to first turn on supply to VCC and then follow by the SCLK and SDATA pull-up supply.


## 1.3 GPIO output configurations

The STMPE801 provides push-pull type of GPIO output as is. If open drain GPIO outputs are required, it is configurable with a tweak to the software programming routine. See figures 5, 6, and 7.

### 1.3.1 Push-pull

Set the GPIO to output state through the GPDR (0x12) register. Input path is disabled. Output path is enabled in push-pull configuration.

**Figure 5. GPIO push-pull configuration**




### 1.3.2 Open drain

#### GPIO output driven low by STMPE801


Set the GPIO to output state through the GPDR (0x12) register. Input path is disabled. Set the output state to low through the GPSR (0x11) register. Output path is enabled and GPIO pin pulled low.

**Figure 6. GPIO open drain configuration (output low)**



#### GPIO output pulled high by external pull-up resistor

Set the GPIO to input state through the GPDR (0x12) register. Input path is enabled and output path disabled. GPIO is pulled high by the external pull-up resistor.

**Figure 7. GPIO open drain configuration (output high)**

## 1.4 Unused Input pins

If any of the input pins (GPIO, reset, and address pins) are not required or unused in the application, it is necessary to make sure that these pins are either biased to high or low through external pull-up/down resistors. This is to prevent any excessive leakage current.

## 1.5 Suspend mode

If no access to STMPE801 is required, it is possible for the host to turn off the I<sup>2</sup>C block through the SYS\_CTRL register (0x04). This shuts down the I<sup>2</sup>C block completely and results in minimum current consumption.

A hardware assertion from the host at the reset pin is required to wake up the I<sup>2</sup>C block and the device in normal operating mode.



## **2 Software**

### **2.1 I<sup>2</sup>C**

#### **2.1.1 I<sup>2</sup>C initialization**

It is recommended to insert the software reset as the first command during initialization before starting the I<sup>2</sup>C transaction.

#### **2.1.2 I<sup>2</sup>C address**

Up to two I<sup>2</sup>C addresses (0x82 and 0x88) are available through the address pin. In other words, a maximum of 2 pieces of STMPE801 can be used sharing the same I<sup>2</sup>C bus.


#### **2.1.3 I<sup>2</sup>C address update/reset**

Address bits are reset and updated in the following 3 conditions:

1. Power down/up (POR)
2. Software reset
3. Hardware reset
4. General call reset

## 2.2 Programming guide

Figure 8. Typical programming flow



### 2.2.1 Initialization

The following is an example for device initialization based on standard implementation for GPIO.

- GPIO initialization (e.g. GPIO to output)

```
WriteRegister(SYS_CTRL, 0x80); //Issue SW reset
WriteRegister(GPIO_SET_DIR, 0x00); //Set port to INPUT
WriteRegister(INT_EN_GPIO_MASK, 0xFF); //Enable Input Interrupt
ReadRegister(INT_STA_GPIO);
//Clear all status in GPIO status register
WriteRegister(SYS_CTRL, 0x04);
//Active Low, Enable Global Interrupt
```

### 2.2.2 Interrupt handling

The following is a sample for the device interrupt/hotkey serving routine based on standard implementation.

- Interrupt service routine

```
ON_INTERRUPT

GPIO_INT_STATUS = ReadRegister(INT_STA_GPIO); //Read Interrupt
Status register - Is cleared on read.

If((GPIO_INT_STATUS & 0x80) == 0x80) // Check for interrupt on GPIO7
{
    // Handle GPIO interrupt
}
```

## 2.3 Hotkey de-bounce

It is possible that a signal from a mechanical connector (e.g. a 3.5 mm earphone jack) is connected to the STMPE801 input as a hotkey input. In such a case, excessive noise is expected from the hotkey input due to the mechanical movement, which the STMPE801 is not equipped to filter. It is necessary that the host implements filtering or de-bouncing by polling the status bit in the Interrupt status register (0x09).

### 3 Revision history

**Table 1. Document revision history**

Date	Revision	Changes
04-Nov-2010	1	Initial release.

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

