

双路低电压 H 桥集成电路 (IC)

查询样片: DRV8835

特性

- 双 H 桥电机驱动器
 - 能够驱动两个直流电机或者一个步进电机
 - 低金属氧化物半导体场效应晶体管 (MOSFET) 导通电阻:
 - 高侧 + 低侧 (HS + LS) 305mΩ
- 每个 H 桥 1.5A 的最大驱动电流
- 两桥并联可实现 3A 的驱动电流
- 单独的电机和逻辑电源引脚:
 - 0V 至 11V 电机运行电源电压范围
 - 2V 至 7V 逻辑电源电压范围
- 独立的逻辑和电机电源引脚
- 灵活的脉宽调制 (PWM) 或者相位/使能接口
- 具有 95nA 最大电源电流的低功耗睡眠模式
- 极小型 2mm x 3mm 晶圆级小外形尺寸无引线 (WSON) 封装

应用范围

- 由电池供电的设备:
 - 摄像机
 - 数字单镜头反光 (DSLR) 镜头
 - 消费类产品
 - 玩具
 - 机器人技术
 - 医疗设备

说明

DRV8835 为摄像机、消费类产品、玩具、和其它低电压或者电池供电的运动控制类应用提供了一个集成的电机驱动器解决方案。 此器件有两个 H 桥驱动器,并且能够驱动两个直流电机或者一个步进电机,以及其它诸如螺线管的器件。 每个输出驱动器功能块包括配置为 H 桥的 N 通道功率 MOSFET 以驱动电机绕组。 一个内部电荷泵生成所需的栅极驱动电压。

DRV8835 的每个 H 桥能够提供高达 1.5A 的输出电流。 它在 $0V \subseteq 11V$ 的电机电源电压范围,以及 $2V \subseteq 7V$ 的器件电源电压范围内运行。

可选择的相位/使能和 IN/IN 接口与工业标准器件兼容。

内部关断功能支持过流保护、短路保护、欠压锁定以及过温保护。

DRV8835 采用具有 PowerPAD™ 的极小型 12 引脚 WSON 封装(环保型:符合 RoHS 标准且不含 Sb/Br)。

ORDERING INFORMATION(1)

PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
PowerPAD™ (WSON) - DSS	Reel of 3000	DRV8835DSSR	835

⁽¹⁾ For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DEVICE INFORMATION

Functional Block Diagram







Table 1. TERMINAL FUNCTIONS

NAME PIN I/O ⁽¹⁾		DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS			
POWER AND GR	ROUND	I.				
GND	6	-	Device ground			
VM	1	-	Motor supply	Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.		
vcc	12	-	Device supply	Bypass to GND with a 0.1-μF (minimum) ceramic capacitor.		
CONTROL						
MODE	11	I	Input mode select	Logic low selects IN/IN mode. Logic high selects PH/EN mode. Internal pulldown resistor.		
AIN1/APHASE	10	I	Bridge A input 1/PHASE input	IN/IN mode: Logic high sets AOUT1 high. PH/EN mode: Sets direction of H-bridge A. Internal pulldown resistor.		
AIN2/AENBL	9	I	Bridge A input 2/ENABLE input	IN/IN mode: Logic high sets AOUT2 high. PH/EN mode: Logic high enables H-bridge A. Internal pulldown resistor.		
BIN1/BPHASE	8	I	Bridge B input 1/PHASE input	IN/IN mode: Logic high sets BOUT1 high. PH/EN mode: Sets direction of H-bridge B. Internal pulldown resistor.		
BIN2/BENBL	7	I	Bridge B input 2/ENABLE input	IN/IN mode: Logic high sets BOUT2 high. PH/EN mode: Logic high enables H-bridge B. Internal pulldown resistor.		
OUTPUT						
AOUT1	2	0	Bridge A output 1	Connect to motor winding A		
AOUT2 3 O		Bridge A output 2	Connect to motor winding A			
BOUT1	4	0	Bridge B output 1	Connect to motor winding R		
BOUT2 5 C		0	Bridge B output 2	Connect to motor winding B		

⁽¹⁾ Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output

DSS PACKAGE (TOP VIEW)





ABSOLUTE MAXIMUM RATINGS(1)(2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 12	V
VCC	Power supply voltage range	-0.3 to 7	V
	Digital input pin voltage range	-0.5 to VCC + 0.5	V
	Peak motor drive output current	Internally limited	Α
	Continuous motor drive output current per H-bridge ⁽³⁾	1.5	Α
TJ	Operating junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature range	-60 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Power dissipation and thermal limits must be observed.

THERMAL INFORMATION

		DRV8835	
	THERMAL METRIC	DSS	UNITS
		12 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (1)	50.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance ⁽²⁾	58	
θ_{JB}	Junction-to-board thermal resistance (3)	19.9	90044
ΨЈТ	Junction-to-top characterization parameter ⁽⁴⁾	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁵⁾	20	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (6)	6.9	

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

 $T_A = 25$ °C (unless otherwise noted)

	,			
		MIN	NOM MAX	UNIT
V _{CC}	Device power supply voltage range	2	7	V
V _M	Motor power supply voltage range	0	11	V
I _{OUT}	H-bridge output current ⁽¹⁾	0	1.5	Α
f _{PWM}	Externally applied PWM frequency	0	250	kHz
V _{IN}	Logic level input voltage	0	V _{CC}	V

(1) Power dissipation and thermal limits must be observed.



ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_M = 5$ V, $V_{CC} = 3$ V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLY					
	VAA on anotic or assembly assembly	No PWM, no load		85	200	μΑ
I _{∨M}	VM operating supply current	50 kHz PWM, no load		650	2000	μΑ
	VM close mode cumply current	$V_M = 2 \text{ V}, V_{CC} = 0 \text{ V}, \text{ all inputs } 0 \text{ V}$		5		~ Λ
I_{VMQ}	VM sleep mode supply current	$V_M = 5 \text{ V}, V_{CC} = 0 \text{ V}, \text{ all inputs } 0 \text{ V}$		10	95	nA
I _{VCC}	VCC operating supply current			450	2000	μΑ
\/	VCC undervoltage lockout	V _{CC} rising			2	V
V_{UVLO}	voltage	V _{CC} falling			1.9	V
LOGIC-LE	EVEL INPUTS					
V _{IL}	Input low voltage				0.3 x V _{CC}	V
V _{IH}	Input high voltage		0.5 x V _{CC}			V
I _{IL}	Input low current	$V_{IN} = 0$	-5		5	μΑ
I _{IH}	Input high current	V _{IN} = 3.3 V			50	μΑ
R _{PD}	Pulldown resistance			100		kΩ
H-BRIDG	E FETS					
D	LIC . L C FFT on modiations	$V_{CC} = 3 \text{ V}, V_{M} = 3 \text{ V}, I_{O} = 800 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		370	420	0
R _{DS(ON)}	HS + LS FET on resistance	$V_{CC} = 5 \text{ V}, V_{M} = 5 \text{ V}, I_{O} = 800 \text{ mA}, $ $T_{J} = 25^{\circ}\text{C}$		305	355	mΩ
I _{OFF}	Off-state leakage current				±200	nA
PROTECT	TION CIRCUITS					
I _{OCP}	Overcurrent protection trip level		1.6		3.5	Α
t _{DEG}	Overcurrent deglitch time			1		μs
t _{OCR}	Overcurrent protection retry time			1		ms
t _{DEAD}	Output dead time			100		ns
t _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C




TIMING REQUIREMENTS

 $T_{A}=25^{\circ}C,~V_{M}=5$ V, $V_{CC}=3$ V, $R_{L}=20~\Omega$

NO.	PARAMETER	CONDITIONS	MIN MAX	UNIT
1	t ₁	Delay time, xPHASE high to xOUT1 low	300	ns
2	t ₂	Delay time, xPHASE high to xOUT2 high	200	ns
3	t ₃	Delay time, xPHASE low to xOUT1 high	200	ns
4	t ₄	Delay time, xPHASE low to xOUT2 low	300	ns
5	t ₅	Delay time, xENBL high to xOUTx high	200	ns
6	t ₆	Delay time, xENBL high to xOUTx low	300	ns
7	t ₇	Output enable time	300	ns
8	t ₈	Output disable time	300	ns
9	t ₉	Delay time, xINx high to xOUTx high	160	ns
10	t ₁₀	Delay time, xINx low to xOUTx low	160	ns
11	t _R	Output rise time	30 188	ns
12	t _F	Output fall time	30 188	ns





80% OUTx



FUNCTIONAL DESCRIPTION

Bridge Control

Two control modes are available in the DRV8835: IN/IN mode, and PHASE/ENABLE mode. IN/IN mode is selected if the MODE pin is driven low or left unconnected; PHASE/ENABLE mode is selected if the MODE pin is driven to logic high. The following tables show the logic for these modes.

Table 2. IN/IN MODE

MODE	xIN1	xIN2	xOUT1	xOUT2	FUNCTION (DC MOTOR)
0	0	0	Z	Z	Coast
0	0	1	L	Н	Reverse
0	1	0	Н	L	Forward
0	1	1	L	L	Brake

Table 3. PHASE/ENABLE MODE

MODE	xENABLE	xPHASE	xOUT1	xOUT2	FUNCTION (DC MOTOR)
1	0	X	L	L	Brake
1	1	1	L	Н	Reverse
1	1	0	Н	L	Forward

Sleep Mode

If the VCC pin is brought to 0 volts, the DRV8835 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down. For minimum supply current, all inputs should be low (0 V) during sleep mode.

Power Supplies and Input Pins

There is a weak pulldown resistor (approximately 100 kΩ) to ground on the input pins.

VCC and VM may be applied and removed in any order. When VCC is removed, the device will enter a low power state and draw very little current from VM. The input pins should be kept at 0 V during sleep mode to minimize current draw.

The VM voltage supply does not have any undervoltage lockout protection (UVLO), so as long as VCC > 1.8 V, the internal device logic will remain active. This means that the VM pin voltage may drop to 0 V, however, the load may not be sufficiently driven at low VM voltages.

Protection Circuits

The DRV8835 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled . Once the die temperature has fallen to a safe level operation will automatically resume.



Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VCC rises above the UVLO threshold.



APPLICATIONS INFORMATION

Parallel Mode

The two H-bridges in the DRV8835 can be connected in parallel for double the current of a single H-bridge. The drawing below shows the connections.




Figure 1. Parallel Mode Connections



THERMAL INFORMATION

Thermal Protection

The DRV8835 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8835 is dominated by the power dissipated in the output FET resistance, or RDS(ON). Average power dissipation when running both H-bridges can be roughly estimated by:

$$P_{TOT} = 2 \times R_{DS(ON)} \times (I_{OUT(RMS)})^2$$
(1)

Where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of the HS plus LS FETs, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 2 comes from the fact that there are two H-bridges.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD™ Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.





修订历史记录

Cł	hanges from Revision C (September 2013) to Revision D	特性着重号
•	Changed 特性着重号	1
	Changed 说明部分中的电机电源电压范围	
•	Changed Motor power supply voltage range in RECOMMENDED OPERATING CONDITIONS	4
•	Added t _{OCR} and t _{DEAD} parameters to ELECTRICAL CHARACTERISTICS	5
•	Added paragraph to Power Supplies and Input Pins section	7



PACKAGE OPTION ADDENDUM

13-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8835DSSR	ACTIVE	WSON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	835	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





13-Jan-2014

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jan-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8835DSSR	WSON	DSS	12	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 13-Jan-2014




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	DRV8835DSSR	WSON	DSS	12	3000	210.0	185.0	35.0

DSS (R-PWSON-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DSS (R-PWSON-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4210135-2/D 02/16

NOTE: All linear dimensions are in millimeters



DSS (R-PWSON-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使 用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

は田

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

立 口

	产品		巡用	
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
DLP® 产品	www.dlp.com	能源	www.ti.com/energy	
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
微控制器 (MCU)	www.ti.com.cn/microcontrollers			
RFID 系统	www.ti.com.cn/rfidsys			
OMAP应用处理器	www.ti.com/omap			
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated