





DISPLAY









FLASH/CARD



POWER

POWER LINE:Width>=80mil POWER LINE:Width>=50mil





COVER

Schematics Index


Bran-Design

- 01 COVER
02 CPU
03 POWER
04 DDR3 16x1
05 FLASH
06 DISPLAY
07 PERIPHERALS
08 SENSOR
09 WI-FI
Option:
10 BLE

特別提醒：

- 1: PG0 / PG1 / PG这个IN脚
俱有 INPUT & OUTPUT功能。
- 2: PM的GPIO0/1/2这三个IN脚
做GPIO-OUT功能
- 3: PG10 / PG11 / PG11这个IN脚
的能可改变。
- 4: CSI-PCLK / CSI-MCL这个IN脚
俱有 INPUT & OUTPUT功能。
- 5: CSI-HSYNC这个IN脚有功能
不能使用。

BLOCK




REVISION HISTORY

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Bran Main PCB ASSY	2016/6/2	Violet/Jemmey	Jemmey	

POWER TREE









输入或输出线，从PMOS管脚处就要保证尽量粗。




DDR3 16x1


DDR3

本页的元件标号请不要修改
layout时直接用原厂提供的DRA
参考PCB









BLE



Wi-Fi



PI Matching Circuit for ANT
这部分电路根据天线的实际情况进行调整。



- | | | |
|------|---------------|-------------|
| TP1 | Test Point1mm | VCC-3V3 |
| TP3 | Test Point1mm | VCC-1V8 |
| TP4 | Test Point1mm | WL-WAKE-AP |
| TP5 | Test Point1mm | WL-RESTN |
| TP29 | | WL-SDIO-D3 |
| TP30 | | WL-SDIO-D2 |
| TP31 | | WL-SDIO-D1 |
| TP32 | | WL-SDIO-D0 |
| TP33 | | WL-SDIO-CMD |
| TP34 | | WL-SDIO-CLK |

Title		<Title>	
Size	Document Number	<Doc>	Rev
B			
Date:	Saturday, June 04, 2016	Sheet	1 of 1