

# COVER


## Schematics Index

- 01 COVER
- 02 CPU
- 03 POWER
- 04 DDR3 16x1
- 05 NAND/CARD/LCD TP/CAMERA
- 06 USB/WIFI/IR
- 07 ETHERNET
- 08 ARDUINO/KEY/LED/AUDIO

特别提醒：

- 1: PG0 / PG1 / PG这个IN脚具有 INPU功能。
- 2: PM的 GPIO0/1/2这三个IN脚做GPIO-OUT功能。
- 3: PG10 / PG11 / PG1这个IN脚的脚位可改变。
- 4: CSI-PCLK / CSI-MCL这个IN脚具有 INPU功能。
- 5: CSI-HSYNC具有 INPU功能，不得他用。

## BLOCK




## REVISION HISTORY


Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	R8-DEV-V1.0	2015-09-23	CHS		

## POWER TREE


LAYOUT: ACIN BA、IPSOUT 输入或输出线，从EM管脚就要保证尽量粗。



# CPU











# POWER



**DDR3 16x1**

DDR3

本页的元件标号请不要修改  
layout时直接用原厂提供的RAM参考PCB



DDR3-FBGA96



Allwinne Technology Co., Ltd.




**ATTWILLER T**

R8-DEV-V1.0



ze A3 Page Name DDR3 16x1 Rev

Date: Wednesday, October 28, 2015 Sheet 4 of 8


## NAND/CARD/LCD TP/CAMERA





CSI



CARD



LCD TP




Allwinner Technology Co., Ltd

Design Name


R8-DEV-V1.0

## A3 NAND/CARD/LCD TP/CAMERA


# USB/WIFI/IR




## USB-HUB




## IR




## USB-OTG



## USB-HOST



## USB-WIFI



## USB-ETHERNET

7 ETH-DM  
7 ETH-DP

ETH-DM4  
ETH-DP4



AllWinner Technology Co.,Ltd

Design Name

R8-DEV-V1.0

Size

A3

Page Name

USB/WIFI/IR


Rev

Date: Wednesday, October 28, 2015

Sheet 6 of 8

# ETHERNET

5




\*Note2-9:  
For self-power applications, please refer to below suggestions to design the V\_BUS signal circuit.  
(1)While the USB interface was connected to USB host/hub controller, the V\_BUS signal MUST be pulled high to set AX88772C/AX88772B at normal operation stage.  
(2)While the USB interface was disconnected from USB host/hub controller, the V\_BUS signal MUST be pulled down to set AX88772C/AX88772B at reset stage.

\*Note2-1:  
The C269 cap between the DP and DM pins is used to filter the common-mode noise  
and should be placed as close as pin #57 and #56.

\*Note2-9:

The C269 cap between the DP and DM pins is used to filter the common-mode noise  
and should be placed as close as pin #57 and #56.

4



3

\*Note2-2:  
The RC reset circuit is optional for AX88772C/AX88772B applications. You can reserve the RC reset circuit on your AX88772C/AX88772B schematic to fine tune the reset timing if necessary.

R164 R0402 4K7

GND



23

R164 R0402 4K7


GND

# ARDUINO/KEY/LED/AUDIO


## ARDUINO



KEY



LED



## **HEADPHONE & SPEAKER & MIC**

