



## Button




## PCB Power Assay



## USB-DEVICE

Differential pairs  
Z0= 90 ohm



D+ / D- 上的 ESD 器件 (电容 小于 等于 4pF 包括了误差)。



# DISPLAY




## LCD

2 LCD-CLK  
2 LCD-DE  
2 LCD-VSYNC  
2 LCD-HSYNC  
2 LCD-D7  
2 LCD-D6  
2 LCD-D5  
2 LCD-D4  
2 LCD-D3  
2 LCD-D2  
2 LCD-D15  
2 LCD-D14  
2 LCD-D13  
2 LCD-D12  
2 LCD-D11  
2 LCD-D10  
2 LCD-D23  
2 LCD-D22  
2 LCD-D21  
2 LCD-D20  
2 LCD-D19  
2 LCD-D18  
2 LCD-BL-EN


2 LCD-RESET-N

2 LCD-SPH1\_CS0  
2 LCD-SPH1\_CLK  
2 LCD-SPH1\_MOSI

TP53 Test Point 1mm  
TP54 Test Point 1mm  
TP55 Test Point 1mm





## CTP








电容屏信号连接示意图


## FLASH/CARD



## POWER

POWER LINE:Width>=80mil    POWER LINE:Width>=50mil





COVER


Schematics Index

Bran-Design

- 01 COVER
- 02 CPU
- 03 POWER
- 04 DDR3 16x1
- 05 FLASH
- 06 DISPLAY
- 07 PERIPHERS
- 08 SENSOR
- 09 WI-FI
- Option:
- 10 BLE

特别提醒：  
1:PG0 / PG1 / PG这个IN脚  
具有INPUT功能。  
2:PM的GPIO0/1/2这四个IN脚  
做GPIO-OUTPUT功能  
3:PG10 / PG11 / PG1这个IN脚  
的能可改变。  
4:CSI-PCLK / CSI-MCLK这个IN脚  
具有INPUT功能。  
5:CSI-HSYNC具有INPUT功能，  
不能用途。

BLOCK




REVISION HISTORY

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Bran Main PCB ASSY	2016/6/2	Violet/Jemmey	Jemmey	

POWER TREE









LAYOUT: DCIN, BT, IPSOUT 输入或  
输出线，从PM管脚处就要保证尽量粗。




# DDR3 16x1

## DDR3


本页的元件标号 请 不要 修改  
layout 时 直接 在 原理 图 中 提供  
的 参考 PCB









# BLE



# Wi-Fi



PI Matching Circuit for ANT  
这部分电路根据天线的实际情况进行调整。



Title			<Title>
Size	Document	Number	Rev
B	<Doc>		<Rev Code>
Date:	Saturday, June 04, 2016	Sheet	1 of 1