



5 4 3 2 1


Button**PCB Power Assay****USB-DEVICE**

Differential pairs
Z₀= 90 ohm







5 4 3 2 1

DISPLAY





2 LCD-RESET-N<-----





电容屏信号连接示意图


FLASH/CARD



POWER

POWER LINE:Width>=80mil POWER LINE:Width>=50mil












DDR3 16x1


DDR3

本页的元件标号请不要修改
layout值接原厂提供
的DRAM参考 P C B





BLE



COVER

Schematics Index

R8-REFERENCE-DESIGN


- 01 COVER
- 02 CPU
- 03 POWER
- 04 DDR3 16x1
- 05 FLASH/CARD
- 06 DISPLAY
- 07 USB-OTG/WIFI
- 08 MISC

OPTION

- 09 DDR3 8x2
- 10 AUDIO

特别提醒：
 1: PG0 / PG1 这两个IN脚
 具有 INPUT 和输出功能。
 2: PMU的GPIO0/1/2这三个IN脚
 具有 GPIO-OUT功能。
 3: PG10 / PG11 / PG12这三个IN脚
 的输出可改变。
 4: CSI-PCLK / CSI-MCL这两个IN脚
 具有 INPUT 和输出功能。
 5: CSI-HSYNC这两个IN脚专有功能，
 不他用途。

BLOCK




REVISION HISTORY

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0					

GPIO ASSIGNMENT


CPU	Define	Function
PB0	TWI0_SCK	TWI0-PMU
PB1	TWI0_SDA	
PB2	PWM0	LCD
PB3	GPIO-OUT	TP-WAKEUP
PB4	GPIO-OUT	USER-LED
PB10	GPIO-OUT	CSI-STY
PB15	TWI1_SCK	TWI1-TP-G
PB16	TWI1_SDA	
PB17	TWI2_SCK	TWI2-CSI
PB18	TWI2_SDA	TWI2-CSI
PG0	GPIO-IN	SD0-DET-N
PG1	NC	
PG2	GPIO-IN	USB0-IDDET
PG3	GPIO-OUT	CSI-STY-1
PG4	GPIO-OUT	CSI-RST-1
PG9	GPIO-OUT	ACIN-EN
PG10	GPIO-OUT	PA-SHDN
PG11	EINT	TP-INT
PG12	GPIO-OUT	USB0-DRV
PMU	Define	Function
GPIO0	GPIO-OUT	LCD-PWR
GPIO1	GPIO-OUT	LCD-BL-EN
GPIO2	GPIO-OUT	CSI-PWR-EN
GPIO3	GPIO-OUT	CSI-RST

POWER TREE



AllWinner Technology Co.,Ltd
 Design Name: R8_STD_V2_0
 Size: A3 Page Name: COVER Rev:
 Date: Tuesday, May 31, 2016 Sheet: 1 of 10

Wi-Fi



Title <Title>		Rev <RevCode>
Size B	Document Number <Doc>	
Date: Wednesday, June 01, 2016	Sheet 1 of 1	