




5 4 3 2 1






Button

3 Button

**PCB Power Assay****USB-DEVICE****Differential pairs
 $Z_0 = 90 \text{ ohm}$** 



5 4 3 2 1

DISPLAY







电容屏信号连接示意图


FLASH/CARD



POWER

POWER LINE:Width>=80mil POWER LINE:Width>=50mil





COVER


Schematics Index

Bran-Design

- 01 COVER
- 02 CPU
- 03 POWER
- 04 DDR3 16x1
- 05 FLASH
- 06 DISPLAY
- 07 PERIPHERS
- 08 SENSOR
- 09 WI-FI
- Option:
- 10 BLE

特别提醒：
 1: PG0 / PG1 这两个IN脚
 具有 INPUT 和输出功能。
 2: PMU的GPIO0/1/2这三个IN脚
 做GPIO-OUT功能。
 3: PG10 / PG11 / PG12 这三个IN脚
 的输出可改变。
 4: CSI-PCLK / CSI-MCL这两个IN脚
 具有 INPUT 和输出功能。
 5: CSI-HSYNC具有 INPUT 和输出功能，
 不他用途。


BLOCK



REVISION HISTORY

Revision	Description	Date	Drawn	Checked	Approved
Ver 1.0	Bran Main PCB ASSY	2016/6/2	Violet/Jemmey	Jemmey	













POWER TREE




DDR3 16x1


DDR3

本页的元件标号请不要修改
layout时直接用原厂提供的DRAM参考PCB










BLE



Wi-Fi



这部分电路根据天线的实际 情况进行调整。



Title		<Title>	
Size	Document Number	<Doc>	Rev
B			<RevCode>

Date: Friday, June 03, 2016 Sheet 1 of 1