





ALINX Confidential


ALINX Http://www.heijin.org						
PAGE03 JTAG						
Size	Document Number AX7021 开发板原理图					Rev 1.0
Date:	Wednesday, September 27, 2017	Sheet	3	of	14	



























FPGA 40 PIN External IO



FPGA 40 PIN External IO

