











LMC555

SNAS558M-FEBRUARY 2000-REVISED JULY 2016

LMC555 CMOS Timer


Features

- Industry's Fastest Astable Frequency of 3 MHz
- Available in Industry's Smallest 8-Bump DSBGA Package $(1.43 \text{mm} \times 1.41 \text{mm})$
- Less Than 1 mW Typical Power Dissipation at 5 V Supply
- 1.5 V Supply Operating Voltage Ensured
- Output Fully Compatible With TTL and CMOS Logic at 5 V Supply
- Tested to -10 mA, 50 mA Output Current Levels
- Reduced Supply Current Spikes During Output **Transitions**
- Extremely Low Reset, Trigger, and Threshold Currents
- **Excellent Temperature Stability**
- Pin-for-Pin Compatible With 555 Series of Timers

Applications

- **Precision Timing**
- **Pulse Generation**
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Linear Ramp Generators

Pulse Width Modulator



3 Description

The LMC555 device is a CMOS version of the industry standard 555 series general-purpose timers. In addition to the standard package (SOIC, VSSSOP, and PDIP) the LMC555 is also available in a chipsized package (8-bump DSBGA) using TI's DSBGA package technology. The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the astable mode the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of TI's LMCMOS process extends both the frequency range and the low supply capability.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (8)	4.90 mm × 3.91 mm		
LMCEEE	VSSOP (8)	3.00 mm × 3.00 mm		
LMC555	PDIP (8)	9.81 mm × 6.35 mm		
	DSBGA (8)	1.43 mm × 1.41 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

> **Pulse Width Modulator Waveform: Top Waveform - Modulation Bottom Waveform - Output Voltage**






Table of Contents

1	Features 1		9.1 Application Information	12
2	Applications 1		9.2 Typical Application	12
3	Description 1		9.3 Frequency Divider	14
4	Revision History2		9.4 Pulse Width Modulator	14
5	Pin Configuration and Functions		9.5 Pulse Position Modulator	15
6	Specifications		9.6 50% Duty Cycle Oscillator	16
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	17
	6.2 ESD Ratings	11	Layout	17
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	17
	6.4 Thermal Information		11.2 Layout Example	17
	6.5 Electrical Characteristics	12	Device and Documentation Support	18
7	Parameter Measurement Information		12.1 Receiving Notification of Documentation Updates	
-			12.2 Community Resources	18
8	Detailed Description		12.3 Trademarks	
	8.1 Overview		12.4 Electrostatic Discharge Caution	18
	8.2 Functional Block Diagram		12.5 Glossary	
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable	
9	Application and Implementation 12		Information	10

4 Revision History


Page
1
1
<mark>7</mark>
8
12
12
14
4
. ago
1

Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

PIN				
SOIC, VSSOP, and PDIP NO.	DSBGA NO.	NAME	1/0	DESCRIPTION
1	А3	GND	0	Ground reference voltage
2	В3	Trigger	I	Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin
3	С3	Output	0	Output driven waveform
4	C2	Reset	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to VCC to avoid false triggering
5	C1	Control Voltage	I	Control voltage controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform
6	B1	Threshold	I	Compares the voltage applied to the terminal with a reference voltage of 2/3 Vcc. The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.
7	A1	Discharge	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of the supply voltage
8	A2	V ⁺	I	Supply voltage with respect to GND

Copyright © 2000–2016, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted. (1)(2)(3)

		MIN	MAX	UNIT
	Supply		15	V
Voltage	Input	-0.3	(V+) + 0.3	V
	Output		15	V
Curent	Output		100	mA
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Tomporatura Banga	LMC555IM	-40	125	°C
Temperature Range	LMC555CM/MM/N/TP -40 85 PDIP-8 1126	°C		
	PDIP-8		1126	mW
Maximum Allowable Power Dissipation	SOIC-8		740	mW
at 25°C	LMC555IM -40 125 LMC555CM/MM/N/TP -40 85 PDIP-8 1126 SOIC-8 740 VSSOP-8 555	mW		
	8-bump DSBGA		568	mW

6.4 Thermal Information

		LMC555							
	THERMAL METRIC ⁽¹⁾	SOIC	VSSOP	8-BUMP DSBGA	UNIT				
		8 PINS	8 PINS	8 PINS	8 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169	225	111	220	°C/W			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LMC555

⁽²⁾ See AN-1112 (SNVA009) for DSBGA considerations.

⁽³⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.



6.5 Electrical Characteristics


Test Circuit, T = 25°C, all switches open, \overline{RESET} to V_S unless otherwise noted⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Supply Current	V _S = 1.5 V V _S = 5 V V _S = 12 V		50 100 150	150 250 400	μΑ
V_{CTRL}	Control Voltage	$V_S = 1.5 \text{ V}$ $V_S = 5 \text{ V}$ $V_S = 12 \text{ V}$	0.8 2.9 7.4	1.0 3.3 8.0	1.2 3.8 8.6	V
V _{DIS}	Discharge Saturation Voltage	$V_S = 1.5 \text{ V}, I_{DIS} = 1 \text{ mA}$ $V_S = 5 \text{ V}, I_{DIS} = 10 \text{ mA}$		75 150	150 300	mV
V _{OL}	Output Voltage (Low)	$V_S = 1.5 \text{ V, } I_O = 1 \text{ mA}$ $V_S = 5 \text{ V, } I_O = 8 \text{ mA}$ $V_S = 12 \text{ V, } I_O = 50 \text{ mA}$		0.2 0.3 1.0	0.4 0.6 2.0	V
V _{OH}	Output Voltage (High)	$V_S = 1.5 \text{ V, } I_O = -0.25 \text{ mA}$ $V_S = 5 \text{ V, } I_O = -2 \text{ mA}$ $V_S = 12 \text{ V, } I_O = -10 \text{ mA}$	1.0 4.4 10.5	1.25 4.7 11.3		V
V_{TRIG}	Trigger Voltage	V _S = 1.5V V _S = 12V	0.4 3.7	0.5 4.0	0.6 4.3	V
I _{TRIG}	Trigger Current	V _S = 5V		10		pA
V _{RES}	Reset Voltage	V _S = 1.5 V ⁽²⁾ V _S = 12 V	0.4 0.4	0.7 0.75	1.0 1.1	V
I _{RES}	Reset Current	V _S = 5 V		10		pA
I _{THRESH}	Threshold Current	V _S = 5 V		10		pA
I _{DIS}	Discharge Leakage	V _S = 12 V		1.0	100	nA
t	Timing Accuracy	SW 2, 4 Closed V _S = 1.5 V V _S = 5 V V _S = 12 V	0.9 1.0 1.0	1.1 1.1 1.1	1.25 1.20 1.25	ms
Δt/ΔV _S	Timing Shift with Supply	V _S = 5V ± 1 V		0.3%		V
Δt/ΔΤ	Timing Shift with Temperature	V _S = 5 V		75		ppm/°C
f _A	Astable Frequency	SW 1, 3 Closed, V _S = 12 V	4.0	4.8	5.6	kHz
f_{MAX}	Maximum Frequency	Max. Freq. Test Circuit, V _S = 5 V		3.0		MHz
t _R , t _F	Output Rise and Fall Times	Max. Freq. Test Circuit V _S = 5V, C _L = 10 pF		15		ns
t _{PD}	Trigger Propagation Delay	V _S = 5 V, Measure Delay from Trigger to Output		100		ns

All voltages are measured with respect to the ground pin, unless otherwise specified. If the $\overline{\text{RESET}}$ pin is to be used at temperatures of -20°C and below V_S is required to be 2.0 V or greater.



7 Parameter Measurement Information






8 Detailed Description

8.1 Overview

The LMC555 is a CMOS version of the industry standard 555 series general-purpose timers. In addition to the standard package (SOIC, VSSSOP, and PDIP) the LMC555 is also available in a chip-sized package (8-bump DSBGA) using TI's DSBGA package technology. The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the astable mode, the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of TI's LMCMOS process extends both the frequency range and the low supply capability. The LMC555 is available in an 8-pin PDIP, SOIC, VSSOP, and 8-bump DSBGA package.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Low-Power Dissipation

The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation. A power dissipation of less than 0.2 mW can be achieved with a 1.5-V operating supply voltage and less than 1 mW with a 5-V operating supply voltage. The use of TI's LMCMOS process allows this low supply current and voltage capability. Reduced supply current spikes during output transitions and extremely low reset, trigger and threshold currents also provide low power dissipation advantages with the LMC555.



Feature Description (continued)

8.3.2 Various Packages and Compatibility

There are various packages available for use of the LMC555. In addition to the standard package (8-pin SOIC, VSSOP, and PDIP, the LMC555 is also available in a chip-sized package (8-bump DSBGA). The PDIP, SOIC, and VSSOP packages for the LMC555 are pin-for-pin compatible with the 555 series of timers (NE555/SE555/LM555) allowing flexibility in design and unnecessary modifications to PCB schematics and layouts.

8.3.3 Operates in Both Astable and Monostable Mode

The LMC555 can operate in both astable and monostable mode depending on the application requirements.

- Monostable mode: The LMC555 timer acts as a "one-shot" pulse generator. The pulse begins when the LMC555 timer receives a signal at the trigger input that falls below a 1/3 of the voltage supply. The width of the output pulse is determined by the time constant of an RC network. The output pulse ends when the voltage on the capacitor equals 2/3 of the supply voltage. The output pulse width can be extended or shortened depending on the application by adjusting the R and C values.
- Astable (free-running) mode: The LMC555 timer can operate as an oscillator and puts out a continuous stream of rectangular pulses having a specified frequency. The frequency of the pulse stream depends on the values of RA, RB, and C.

8.4 Device Functional Modes

8.4.1 Monostable Operation

In this mode of operation, the timer functions as a one-shot (Figure 3). The external capacitor is initially held discharged by internal circuitry. Upon application of a negative trigger pulse of less than $1/3~V_S$ to the Trigger terminal, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





Figure 3. Monostable (One-Shot)

The voltage across the capacitor then increases exponentially for a period of $t_H = 1.1~R_AC$, which is also the time that the output stays high, at the end of which time the voltage equals $2/3~V_S$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 4 shows the waveforms generated in this mode of operation. Because the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



Device Functional Modes (continued)



 $V_{CC} = 5 \text{ V}$ $R_A = 9.1 \text{ k}\Omega$ $C = 0.01 \mu F$

Top Trace: Input 5 V/Div. TIME = 0.1 ms/Div. Middle Trace: Output 5 V/Div.

Bottom Trace: Capacitor Voltage 2 V/Div.

Figure 4. Monostable Waveforms

Reset overrides Trigger, which can override threshold. Therefore the trigger pulse must be shorter than the desired t_H. The minimum pulse width for the Trigger is 20 ns, and it is 400 ns for the Reset. During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10 µs before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal. The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not use, it is recommended that it be connected to V₊ to avoid any possibility of false triggering. Figure 5 is a nomograph for easy determination of RC values for various time delays.

NOTE

In monstable operation, the trigger should be driven high before the end of timing cycle.




Figure 5. Time Delay

Copyright © 2000-2016, Texas Instruments Incorporated



Device Functional Modes (continued)

8.4.2 Astable Operation

If the circuit is connected as shown in Figure 6 ($\overline{\text{Trigger}}$ and Threshold terminals connected together) it will trigger itself and free run as a multivibrator. The external capacitor charges through R_A + R_B and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





Figure 6. Astable (Variable Duty Cycle Oscillator)

In this mode of operation, the capacitor charges and discharges between $1/3 \text{ V}_S$ and $2/3 \text{ V}_S$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Figure 7 shows the waveform generated in this mode of operation.



 V_{CC} = 5 V Top Trace: Output 5 V/Div. TIME = 20 µs/Div. Bottom Trace: Capacitor Voltage 1 V/Div.

 $R_A = 3.9 \text{ k}\Omega$ $R_B = 9 \text{ k}\Omega$ $C = 0.01 \text{ }\mu\text{F}$

Figure 7. Astable Waveforms

The charge time (output high) is given by

$$t_1 = 0.693 (R_A + R_B)C$$
 (1)

And the discharge time (output low) by:

$$t_2 = 0.693 \, (R_B)C$$
 (2)

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B)C$$
 (3)

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$
 (4)

Figure 8 may be used for quick determination of these RC Values. The duty cycle, as a fraction of total period that the output is low, is:

$$D = \frac{R_B}{R_A + 2R_B} \tag{5}$$



Device Functional Modes (continued)




Figure 8. Free-Running Frequency



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMC555 timer can be used a various configurations, but the most commonly used configuration is in monostable mode. A typical application for the LMC555 timer in monostable mode is to turn on an LED for a specific time duration. A pushbutton is used as the trigger to output a high pulse when trigger pin is pulsed low. This simple application can be modified to fit any application requirement.

9.2 Typical Application

Figure 9 shows the schematic of the LM555 that flashes an LED in monostable mode.




Figure 9. Schematic of Monostable Mode to Flash an LED

9.2.1 Design Requirements

The main design requirement for this application requires calculating the duration of time for which the output stays high. The duration of time is dependent on the R and C values (as shown in monostable figure) and can be calculated by: t= 1.1*R*C seconds.

 $t = 1.1 \times R \times C \tag{6}$



Typical Application (continued)

9.2.2 Detailed Design Procedure

To allow the LED to flash on for a noticeable amount of time, a 5-second time delay was chosen for this application. By using the equation:

 $t = 1.1 \times R \times C$ seconds

where

If R is chosen as 100 k Ω , C = 45.4 μ F. The values of R = 100 k Ω and C = 47 μ F was chosen based on standard values of resistors and capacitors.

A momentary push button switch connected to ground is connected to the trigger input with a 10-kΩ current limiting resistor pull up to the supply voltage. When the push button is pressed, the trigger pin goes to GND. An LED is connected to the output pin with a current limiting resistor in series from the output of the LMC555 to GND. The reset pin is not used and was connected to the supply voltage.

9.2.3 Application Curve

The data shown in Figure 10 was collected with the circuit used in the typical applications section. The LM555 was configured in the monostable mode with a time delay of 5.17 s. The waveforms correspond to:

- Top Waveform (Blue) Capacitor voltage
- Middle Waveform (Purple) Trigger
- Bottom Waveform (Green) Output

As the trigger pin pulses low, the capacitor voltage starts charging and the output goes high. The output goes low as soon as the capacitor voltage reaches 2/3 of the supply voltage, which is the time delay set by the R and C value. For this example, the time delay is 5.17 seconds.




Figure 10. Trigger, Capacitor Voltage, and Output Waveforms in Monostable Mode

Copyright © 2000-2016, Texas Instruments Incorporated



9.3 Frequency Divider

The monostable circuit of Figure 11 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 12 shows the waveforms generated in a divide by three circuit.




Figure 11. Monostable (One-Shot)

9.3.1 Design Requirements

Design a frequency divider by adjusting the length of the timing cycle.

9.3.2 Application Curve




Figure 12. Frequency Divider Waveforms

9.4 Pulse Width Modulator

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to the control voltage terminal. Figure 13 shows the circuit, and in Figure 14 are some waveform examples.




Figure 13. Pulse Width Modulator

9.4.1 Design Requirements

Modulator the output pulse width by the signal applied to the control voltage terminal.

Product Folder Links: LMC555



Pulse Width Modulator (continued)

9.4.2 Application Curve




Figure 14. Pulse Width Modulator Waveforms

9.5 Pulse Position Modulator

This application uses the timer connected for astable operation, as in Figure 15, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 16 shows the waveforms generated for a triangle wave modulation signal.




Figure 15. Pulse Position Modulator

9.5.1 Design Requirements

Using astable operation vary the pulse position with a modulating signal applied to the control voltage terminal.

9.5.2 Application Curve




Figure 16. Pulse Position Modulator Waveforms

Copyright © 2000–2016, Texas Instruments Incorporated



9.6 50% Duty Cycle Oscillator

The frequency of oscillation is:

 $f = 1/(1.4 R_C C)$ (8)




Figure 17. 50% Duty Cycle Oscillator

9.6.1 Design Requirements

An oscillator with a 50% duty cycle output.



10 Power Supply Recommendations

The LM555 requires a voltage supply within 1.5 V to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1 μF in parallel with 1-μF electrolytic. Place the bypass capacitors as close as possible to the LM555 and minimize the trace length.

11 Layout

11.1 Layout Guidelines

Standard PCB rules apply to routing the LMC555. The 0.1 µF in parallel with a 1-µF electrolytic capacitor should be as close as possible to the LMC555. The capacitor used for the time delay should also be placed as close to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

11.2 Layout Example

The figure below is the basic layout for various applications.

- C1 based on time delay calculations
- C2 0.01 µF bypass capacitor for control voltage pin
- C3 0.1 µF bypass ceramic capacitor
- C4 1-µF electrolytic bypass capacitor
- R1 based on time delay calculations
- U1 LMC555




Figure 18. PCB Layout

Submit Documentation Feedback Product Folder Links: LMC555



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMC555





7-Nov-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC555CM	NRND	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 85	LMC 555CM	
LMC555CM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555CM	Samples
LMC555CMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 85	ZC5	
LMC555CMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZC5	Samples
LMC555CMMX	NRND	VSSOP	DGK	8	3500	TBD	Call TI	Call TI	-40 to 85	ZC5	
LMC555CMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	ZC5	Samples
LMC555CMX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 85	LMC 555CM	
LMC555CMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC 555CM	Samples
LMC555CN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC 555CN	Samples
LMC555CTP/NOPB	ACTIVE	DSBGA	YPB	8	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F 02	Samples
LMC555CTPX/NOPB	ACTIVE	DSBGA	YPB	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	F 02	Samples
LMC555IM/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC 555IM	Samples
LMC555IMX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMC 555IM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

7-Nov-2017

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-May-2016

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC555CMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMMX	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMC555CMX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC555CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMC555CTP/NOPB	DSBGA	YPB	8	250	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LMC555CTPX/NOPB	DSBGA	YPB	8	3000	178.0	8.4	1.5	1.5	0.66	4.0	8.0	Q1
LMC555IMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 10-May-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC555CMM	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMC555CMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMC555CMMX	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC555CMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMC555CMX	SOIC	D	8	2500	367.0	367.0	35.0
LMC555CMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMC555CTP/NOPB	DSBGA	YPB	8	250	210.0	185.0	35.0
LMC555CTPX/NOPB	DSBGA	YPB	8	3000	210.0	185.0	35.0
LMC555IMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





DIE SIZE BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated