

# 4-BIT COMPUTER

EEE 315 Assignment

**Student Name :** Mir Sayeed Mohammad  
**Student ID :** 1606003

**Submitted to :** Dr. Sajid Muhammin Choudhury

# Objectives


## Covered in the assignment:

- Implementation of a 4-bit computer using **Verilog** for given instruction set
- Programming and testing the computer on **EDA-Playground** with test-bench code and waveform output
- Designing a **python based assembler** for the computer unit


Instruction Set	
0	ADD A, B
1	SUB A, B
2	XCHG B, A
3	IN A
4	OUT A
5	INC A
6	MOV A, [ADDR]
7	MOV A, BYTE
8	JZ ADDRESS
9	PUSH B
10	POP B
11	RCL B
12	CALL ADDRESS
13	RET
14	AND A, [ADDR]
15	HLT

# Verilog Module

```
module computer (data_in, data_out, osc_clock, reset, prog_in, prog_clk, prog_add);
```



# Main Module



# Main Module

**reset**

Flags and registers set  
to zero (excluding  
MEM)

**data\_in[3:0]**

**osc\_clock**

**prog\_in[7:0]**

**prog\_add[3:0]**

**prog\_clk**

**COMPUTER**

**reg [3:0] A**

**reg [3:0] B**

**reg [3:0] tmp**

**reg [3:0] IP**

**reg [3:0] SP**

**reg [3:0] INS**

**reg [3:0] ADD**

**HALT\_FLAG**

**CF**

**ZF**

**reg [7:0]  
PROG\_MEM  
[15:0]**

**reg [3:0]  
DATA\_MEM  
[15:0]**


**reg [3:0]  
STACK\_MEM  
[15:0]**

**data\_out[3:0]**

# Main Module

## osc\_clock


Provides clock for all internal operations



# Main Module

**prog\_in[7:0]**

Sends 8 bit instruction  
to PROG\_MEM




# Main Module


**data\_in[3:0]**

1. Acts as computer data input to reg A
2. Loads data in DATA\_MEM when programming


osc\_clock  
reset  
prog\_in[7:0]  
prog\_add[3:0]  
prog\_clk



# Main Module



# Main Module



**prog\_clk**

On positive edge, DATA\_MEM and PROG\_MEM loads information on prog\_add address from data\_in and prog\_in

# COMPUTER

data\_in[3:0]

reg [3:0] A

osc\_clock

reg [3:0] B

reset

Primary registers

prog\_in[7:0]

reg [3:0] tmp

prog\_add[3:0]

reg [3:0] IP

prog\_clk

reg [3:0] SP

reg [3:0] INS

reg [3:0] ADD

reg [7:0]  
PROG\_MEM  
[15:0]

reg [3:0]  
DATA\_MEM  
[15:0]

reg [3:0]  
STACK\_MEM  
[15:0]

HALT\_FLAG

CF

ZF

data\_out[3:0]

`data_out[3:0]`

## COMPUTER

`reg [3:0] A`

`reg [3:0] B`

`reg [7:0]  
PROG_MEM  
[15:0]`

`reg [3:0]  
DATA_MEM  
[15:0]`

`reg [3:0]  
STACK_MEM  
[15:0]`

`reg [3:0] IP`

`reg [3:0] SP`

`reg [3:0] INS`

`reg [3:0] ADD`

`HALT_FLAG`

`CF`

`ZF`

`reg [3:0] tmp`

Temporary register  
for XCHG instruction

`data_in[3:0]`


`osc_clock`

`reset`

`prog_in[7:0]`

`prog_add[3:0]`

`prog_clk`



data\_out[3:0]

## COMPUTER

reg [3:0] A

reg [3:0] B

reg [7:0]  
PROG\_MEM  
[15:0]

reg [3:0] tmp

reg [3:0] IP

reg [3:0] SP

reg [3:0]  
STACK\_MEM  
[15:0]

reg [3:0] INS

HALT\_FLAG

CF

ZF

reg [3:0] ADD



reg [3:0]  
DATA\_MEM  
[15:0]

ADD register is used to  
access DATA\_MEM location

data\_in[3:0]

osc\_clock

reset

prog\_in[7:0]

prog\_add[3:0]

prog\_clk

`data_out[3:0]`

## COMPUTER

`reg [3:0] A`

`reg [3:0] B`

`reg [7:0]  
PROG_MEM  
[15:0]`

`reg [3:0]  
DATA_MEM  
[15:0]`

`reg [3:0] SP`



`reg [3:0]  
STACK_MEM  
[15:0]`

`reg [3:0] tmp`

`reg [3:0] IP`

`reg [3:0] INS`

`reg [3:0] ADD`

`HALT_FLAG`

`CF`

`ZF`

SP is Stack Pointer used to  
access stack memory

`data_in[3:0]`

`osc_clock`

`reset`

`prog_in[7:0]`

`prog_add[3:0]`

`prog_clk`

`data_out[3:0]`

## COMPUTER

`reg [3:0] A`

`reg [3:0] B`

`reg [3:0] tmp`

`reg [3:0] IP`

`reg [3:0] SP`

`reg [3:0] INS`

`reg [3:0] ADD`

`reg [7:0]  
PROG_MEM  
[15:0]`

`reg [3:0]  
DATA_MEM  
[15:0]`


`reg [3:0]  
STACK_MEM  
[15:0]`

`CF`

`ZF`

**HALT\_FLAG**

Halts all execution when  
equals to 0



`data_in[3:0]`

`osc_clock`

`reset`

`prog_in[7:0]`

`prog_add[3:0]`

`prog_clk`

`data_out[3:0]`

## COMPUTER

`reg [3:0] A`

`reg [3:0] B`

`reg [3:0] tmp`

`reg [3:0] IP`

`reg [3:0] SP`

`reg [3:0] INS`

`reg [3:0] ADD`

`reg [7:0]  
PROG_MEM  
[15:0]`

`reg [3:0]  
DATA_MEM  
[15:0]`


`reg [3:0]  
STACK_MEM  
[15:0]`

`HALT_FLAG`

`CF`

`ZF`

**ALL Instruction are decoded  
and executed at positive  
clock edge**



- if-else conditional statements
  - blocking assignments
- (Synthesis is done by Verilog)

`data_in[3:0]`

`osc_clock`

`reset`

`prog_in[7:0]`

`prog_add[3:0]`

`prog_clk`

`data_out[3:0]`

## COMPUTER

`reg [3:0] A`

`reg [3:0] B`

`reg [3:0] tmp`

`reg [3:0] IP`

`reg [3:0] SP`

`reg [3:0] INS`


`reg [3:0] ADD`

`HALT_FLAG`


`CF`

`ZF`

**Instruction pointer  
incremented on each  
positive clock pulse**



**Instruction fetching is done on  
each negative clock pulse**



`data_in[3:0]`

`osc_clock`

`reset`

`prog_in[7:0]`

`prog_add[3:0]`

`prog_clk`


# Instruction Execution

ADD A, B	SUB A, B	XCHG B, A	IN A
$\{CF, A\} = A + B;$ if ( $A == 0$ ) ZF = 1;	$\{CF, A\} = A - B;$ if ( $A == 0$ ) ZF = 1;	TMP = A; A = B; B = TMP; if ( $B == 0$ ) ZF = 1;	A = data_in; if ( $A == 0$ ) ZF = 1;
OUT A	INC A	MOV A, [ADDRESS]	MOV A, BYTE
data_out = A; if ( $A == 0$ ) ZF = 1;	$\{CF, A\} = A + 1;$ if ( $A == 0$ ) ZF = 1;	A = DATA_MEM[ADD]; if ( $A == 0$ ) ZF = 1;	A = ADD; if ( $A == 0$ ) ZF = 1;

# Instruction Execution

JZ ADDRESS	PUSH B	POP B	RCL B
<pre>if (ZF == 1) IP = ADD;</pre>	<pre>STAK_MEM[SP] = B; SP = SP - 1; if (B == 0) ZF = 1;</pre>	<pre>SP = SP + 1; B = STAK_MEM[SP]; if (B == 0) ZF = 1;</pre>	<pre>{CF, B} = {B[3:0], CF}; if (B == 0) ZF = 1;</pre>
CALL ADDRESS	RET	AND A, [ADDRESS]	HLT
<pre>STAK_MEM[SP] = IP; IP = ADD; SP = SP - 1;</pre>	<pre>SP = SP + 1; IP = STAK_MEM[SP];</pre>	<pre>A = A &amp; DATA_MEM[ADD]; if (A == 0) ZF = 1;</pre>	<pre>HALT_FLAG = 1</pre>

# Testbench Module



computer

Register contains ***Machine Code***

Provides ***clock*** and input to computer

***Reset*** pin to HIGH (Computer not operating)

Loop iterates 16 times to ***upload instruction*** and data to PROG\_MEM and DATA\_MEM

***Reset*** pin to LOW (Computer operating)

# Sample Run-1 on EDA Playground

The screenshot shows the EDA playground interface with two code editors side-by-side.

**testbench.sv:**

```
41 parameter RET      = 4'd13;
42 parameter AND_A_ADD = 4'd14;
43 parameter HLT       = 4'd15;
44
45 initial begin
46     // ----- INSTRUCTIONS -----
47     PROG_MEM[0] = {MOV_A_ADD , 4'b0000 };
48     PROG_MEM[1] = {XCHG_B_A ,  NONE   };
49     PROG_MEM[2] = {MOV_A_ADD , 4'b0001 };
50     PROG_MEM[3] = {ADD_A_B  ,  NONE   };
51
52     PROG_MEM[4] = {AND_A_ADD , 4'b0011 };
53     PROG_MEM[5] = {OUT_A    ,  NONE   };
54     PROG_MEM[6] = {HLT      ,  NONE   };
55     PROG_MEM[7] = {NONE     ,  NONE   };
56
57     PROG_MEM[8] = {NONE     ,  NONE   };
58     PROG_MEM[9] = {NONE     ,  NONE   };
59     PROG_MEM[10] = {NONE    ,  NONE   };
60     PROG_MEM[11] = {NONE    ,  NONE   };
61
62     PROG_MEM[12] = {NONE    ,  NONE   };
63     PROG_MEM[13] = {NONE    ,  NONE   };
64     PROG_MEM[14] = {NONE    ,  NONE   };
65     PROG_MEM[15] = {NONE    ,  NONE   };
66
67     // ----- MEMORY -----
68     DATA_MEM[0] = 4'd2;
69     DATA_MEM[1] = 4'd1;
70     DATA_MEM[2] = 4'd0;
71     DATA_MEM[3] = 4'd0;
```

**design.sv:**

```
1 // ****
2 // ***** 4-bit Microprocessor design ****
3 //
4
5 module computer (data_in, data_out, osc_clock, reset, prog_in,
6     prog_clk, prog_add);
7     input osc_clock;           // external clock source
8     input reset;              // zero initialize stuff
9     input [3:0] data_in;      // input from some peripheral
10
11    input prog_clk;           // programming clock
12    input [7:0] prog_in;      // programming port used to load
13    instructions
14    input [3:0] prog_add;     // programming address
15
16    output reg[3:0] data_out; // output to some output device
17
18    reg [3:0] A, B, TMP;
19    reg [7:0] PROG_MEM[15:0]; // instruction memory
20    reg [3:0] DATA_MEM[15:0]; // data memory
21    reg [3:0] STAK_MEM[15:0]; // stack memory
22    reg [3:0] IP;             // instruction pointer
23    reg [3:0] SP;             // stack pointer
24    reg [3:0] TNS;            // PROG_MEM[7:4] inner 4 bits are
```

# Sample Run-1 on EDA Playground

## Testbench Code

### PROG\_MEM

```
initial begin
// ----- INSTRUCTIONS -----
PROG_MEM[0] = {MOV_A_ADD , 4'b0000 };
PROG_MEM[1] = {XCHG_B_A , NONE };
PROG_MEM[2] = {MOV_A_ADD , 4'b0001 };
PROG_MEM[3] = {ADD_A_B , NONE };

PROG_MEM[4] = {AND_A_ADD , 4'b0011 };
PROG_MEM[5] = {OUT_A , NONE };
PROG_MEM[6] = {HLT , NONE };
PROG_MEM[7] = {NONE , NONE };

PROG_MEM[8] = {NONE , NONE };
PROG_MEM[9] = {NONE , NONE };
PROG_MEM[10] = {NONE , NONE };
PROG_MEM[11] = {NONE , NONE };

PROG_MEM[12] = {NONE , NONE };
PROG_MEM[13] = {NONE , NONE };
PROG_MEM[14] = {NONE , NONE };
PROG_MEM[15] = {NONE , NONE };
```

### DATA\_MEM

```
// ----- MEMORY -----
DATA_MEM[0] = 4'd2;
DATA_MEM[1] = 4'd1;
DATA_MEM[2] = 4'd0;
DATA_MEM[3] = -4'd0;

DATA_MEM[4] = 4'd0;
DATA_MEM[5] = 4'd0;
DATA_MEM[6] = 4'd0;
DATA_MEM[7] = 4'd0;


DATA_MEM[8] = 4'd0;
DATA_MEM[9] = 4'd0;
DATA_MEM[10] = 4'd0;
DATA_MEM[11] = 4'd0;

DATA_MEM[12] = 4'd0;
DATA_MEM[13] = 4'd0;
DATA_MEM[14] = 4'd0;
DATA_MEM[15] = 4'd0;
```

Address	Instruction Memory	Data Memory
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-


# Sample Run-1 on EDA Playground

## Output Waveshape



# Sample Run-1 on EDA Playground


## Program and Data Loading



Program address increasing from 0 to 15

# Sample Run-1 on EDA Playground

## Program and Data Loading



On each posedge  
of prog\_clk,  
program and data  
is loaded into the  
computer address  
by address

# Sample Run-1 on EDA Playground

## Program and Data Loading



After loading all 16 addresses, reset pin is set to 0 and computer starts executing

# Sample Run-1 on EDA Playground

## Program and Data Loading




During loading, the internal registers have no/garbage data

	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




No jump/call operation,  
instruction pointer  
increases steadily

	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution





(Fetch cycle)  
Instruction register  
and address register  
loads information on  
negative clock edge

	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




Execution of  
instructions are on  
positive edge of clock


	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




Cycle 1:  
Data=2 is loaded from  
memory 0 into reg A




	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




Cycle 2:  
reg B, reg A swap data



	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




Cycle 3:  
Data=1 is loaded from  
memory 1 into reg A

	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution




Cycle 4:  
ADD A, B saves the  
sum on reg A


	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution





Cycle 5:  
reg A AND operation  
with data = 0 at  
memory location 3,  
zero flag goes to 1 for  
0 output



	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution





Cycle 6:  
Contents of reg A are  
output

	Instruction Memory	Data
0	MOV A, [0000]	D2
1	XCHG B, A	D1
2	MOV A, [0001]	D0
3	ADD A, B	D0
4	AND A, [0011]	-
5	OUT A	-
6	HLT	-
7	-	-
8	-	-
9	-	-
10	-	-
11	-	-
12	-	-
13	-	-
14	-	-
15	-	-

# Sample Run-1 on EDA Playground

Execution



Cycle 7:  
Computer reaches  
halt, instruction  
pointer no longer  
increases

# Sample Run-2 on EDA Playground

## Testbench Code

### PROG\_MEM

```
// ----- INSTRUCTIONS -----
PROG_MEM[0] = {MOV_A_BYT , 4'b0010};
PROG_MEM[1] = {XCHG_B_A , NONE};
PROG_MEM[2] = {MOV_A_ADD , 4'b0000};
PROG_MEM[3] = {ADD_A_B , NONE};

PROG_MEM[4] = {OUT_A , NONE};
PROG_MEM[5] = {CALL_ADD , 4'd8};
PROG_MEM[6] = {HLT , NONE};
PROG_MEM[7] = {NONE , NONE};

PROG_MEM[8] = {PUSH_B , NONE};
PROG_MEM[9] = {XCHG_B_A , NONE};
PROG_MEM[10] = {POP_B , NONE};
PROG_MEM[11] = {INC_A , NONE};

PROG_MEM[12] = {RET , NONE};
PROG_MEM[13] = {NONE , NONE};
PROG_MEM[14] = {NONE , NONE};
PROG_MEM[15] = {NONE , NONE};
```

### DATA\_MEM

```
// ----- MEMORY -----
DATA_MEM[0] = 4'd5;
DATA_MEM[1] = 4'd1;
DATA_MEM[2] = 4'd0;
DATA_MEM[3] = 4'd0;

DATA_MEM[4] = 4'd0;
DATA_MEM[5] = 4'd0;
DATA_MEM[6] = 4'd0;
DATA_MEM[7] = 4'd0;


DATA_MEM[8] = 4'd0;
DATA_MEM[9] = 4'd0;
DATA_MEM[10] = 4'd0;
DATA_MEM[11] = 4'd0;

DATA_MEM[12] = 4'd0;
DATA_MEM[13] = 4'd0;
DATA_MEM[14] = 4'd0;
DATA_MEM[15] = 4'd0;
```


	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution



Cycle 1:  
MOV A, 0010 moves value 2 into A




	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution



Cycle 2:  
B and A registers swap values





	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution



Cycle 3:  
MOV A, [0000] moves value 5 on memory 0 into A


# Sample Run-2 on EDA Playground

Execution

	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-



Cycle 4:  
ADD A, B stores sum  $2+5=7$  in A




# Sample Run-2 on EDA Playground

Execution



Cycle 5:  
Value of A=5 output





	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution


	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-




Cycle 6:  
Calling instruction at memory location 8 sets  
instruction pointer to 8, pushes the current location  
to stack, stack pointer decreases from 15(f) to 14 (e)

# Sample Run-2 on EDA Playground

Execution





Cycle 7:  
Value of B=2 is pushed to the stack, stack pointer  
reduced by another step



	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution





Cycle 8:  
A and B swapped, A = 2 and B = 7

	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution




Cycle 9:  
POP B increases stack pointer, pops the value 2 from stack, saves in B


	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution



Cycle 10:  
INC A increases A from 2 to 3





	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground

Execution

	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-




Cycle 11:  
Increases stack pointer, retrieves memory location = 5, jumps to that instruction and IP increased to 6


	Instruction Memory	Data
0	MOV A, 0010	D5
1	XCHG B, A	D1
2	MOV A, [0000]	-
3	ADD A, B	-
4	OUT A	-
5	CALL [d8]	-
6	HLT	-
7	-	-
8	PUSH B	-
9	XCHG B, A	-
10	POP B	-
11	INC A	-
12	RET	-
13	-	-
14	-	-
15	-	-

# Sample Run-2 on EDA Playground


Execution



Cycle 12:  
Program halts



# Python Assembler



```
assembler.py <input>
233
234     def myAssembler(assembly_file):
235
236         f = open(assembly_file, "r")                      # load the assembly code
237         text = f.read()                                  # read the code data
238         f.close()
239
240         code, proc, data = extract_segments(text)
241         code, code_jumps, code_ins_count = pre_process_code(code)
242         if proc != []:
243             proc, proc_jumps, proc_ins_count = pre_process_code(proc)
244         else:
245             proc_jumps = {}
246             proc_ins_count = 0
247
248         print_segments(code=code, data=data, proc=proc)
249         print("Main instructions: " + str(code_ins_count))
250         print("Main jumps: ")
251         print(code_jumps)
252         print("Procedure instructions: " + str(proc_ins_count))
253         print("Procedure jumps: ")
254         print(proc_jumps)
255
256         machine_code, machine_data = generate_machine_code_data(data, code, code_jumps, proc_jumps)
257         extract_segments()
```

## FEATURES:

- **Data segment and code segment**
- Data in **variable** format (x, y, z etc var name)
- Multiple **Jump** instructions supported
- 0-1 **procedure** supported
- Machine code generation in binary/Verilog assignment statement format from **.asm** files

## USAGE:

>> python assembler.py addition\_example.asm

# Python Assembler

Addition\_example.asm

```
.DATA
x 1
y 4
z 2
.END_DATA

.CODE
MOV A, x
XCHG B, A
MOV A, y
HERE:
CALL DECREASE
XCHG B, A
MOV A, z
SUB A, B
JZ HERE
OUT A
HLT

.PROC
DECREASE
SUB A, B
SUB A, B
RET
.END_PROC

.END_CODE
```



Command Line Output

```
____CODE_____
['MOV A, x', 'XCHG B, A', 'MOV A, y', 'CALL DECREASE',
 'XCHG B, A', 'MOV A, z', 'SUB A, B', 'JZ HERE', 'OUT
 A', 'HLT']

____PROC_____
['SUB A, B', 'SUB A, B', 'RET']

____VARS_____
{'x': [0, 1], 'y': [1, 4], 'z': [2, 2]}

____STOP_____
Main instructions: 10
Main jumps:
{'HERE': 3}
Procedure instructions: 3
Procedure jumps:
{}

Machine Code:
['01100000', '00100000', '01100001', '11001010',
 '00100000', '01100010', '00010000', '10000011',
 '01000000', '11110000', '00010000', '00010000',
 '11010000']

Machine Data:
['0001', '0100', '0010']
```

# Python Assembler

Addition\_example.asm

```
.DATA  
x 1  
y 4  
z 2  
.END_DATA
```

```
.CODE  
MOV A, x  
XCHG B, A  
MOV A, y  
HERE:  
CALL DECREASE  
XCHG B, A  
MOV A, z  
SUB A, B  
JZ HERE  
OUT A  
HLT  
  
.PROC  
DECREASE  
SUB A, B  
SUB A, B  
RET  
.END_PROC  
  
.END_CODE
```



Addition\_example.v

```
PROG_MEM[0] = 8'b01100000;  
PROG_MEM[1] = 8'b00100000;  
PROG_MEM[2] = 8'b01100001;  
PROG_MEM[3] = 8'b11001010;  
PROG_MEM[4] = 8'b00100000;  
PROG_MEM[5] = 8'b01100010;  
PROG_MEM[6] = 8'b00010000;  
PROG_MEM[7] = 8'b10000011;  
PROG_MEM[8] = 8'b01000000;  
PROG_MEM[9] = 8'b11110000;  
PROG_MEM[10] = 8'b00010000;  
PROG_MEM[11] = 8'b00010000;  
PROG_MEM[12] = 8'b11010000;  
PROG_MEM[13] = 8'b00000000;  
PROG_MEM[14] = 8'b00000000;  
PROG_MEM[15] = 8'b00000000;
```

```
DATA_MEM[0] = 4'b0001;  
DATA_MEM[1] = 4'b0100;  
DATA_MEM[2] = 4'b0010;  
DATA_MEM[3] = 4'b0000;  
DATA_MEM[4] = 4'b0000;  
DATA_MEM[5] = 4'b0000;  
DATA_MEM[6] = 4'b0000;  
DATA_MEM[7] = 4'b0000;  
DATA_MEM[8] = 4'b0000;  
DATA_MEM[9] = 4'b0000;  
DATA_MEM[10] = 4'b0000;  
DATA_MEM[11] = 4'b0000;  
DATA_MEM[12] = 4'b0000;  
DATA_MEM[13] = 4'b0000;  
DATA_MEM[14] = 4'b0000;  
DATA_MEM[15] = 4'b0000;
```

This data has to be pasted onto testbench code  
for proof of operation

# </THANK YOU>