

BANGLADESH UNIVERSITY OF ENGINEERING AND TECHNOLOGY



Department of Electrical and Electronic Engineering

Course No. : EEE 416

Course Title: Microprocessor and Interfacing Laboratory

Logical Instructions and Jump Commands in Assembly Language

Name: Mir Sayeed Mohammad

ID: 1606003

Level: 4

Term: 1

Section: A

Submission Deadline: 14 - 3 -2021

Exercise Part 1 (b)

Assembly Code:

CODE SEGMENT

ASSUME CS:CODE, DS:CODE

MOV BX, 3256H

MOV CX, 1554H

XOR CX, BX

HLT

CODE ENDS

END

Analysis:

XOR operation is performed on the contents of CX and BX register, and the result = 2702H is stored in the CX register




Fig: Execution of XOR operation

Exercise Part 1 (c)

Assembly Code:

CODE SEGMENT

ASSUME CS:CODE, DS:CODE

MOV AX, 1027H

MOV BX, 5A27H

MOV CX, 54A5H

OR AX, BX ; AX = AX | BX

XOR AX, CX ; AX = AX ^ CX

NOT AX ; AX = ~AX

TEST CX, BX ; check flags, result not stored

AND CX, AX ; CX = CX & AX

HLT

CODE ENDS

END

Analysis:

Code segment executed	Registers in Hex	Registers in Bin	Output
MOV AX, 1027H MOV BX, 5A27H MOV CX, 54A5H	AX = 1027 BX = 5A27 CX = 54A5	0001 0000 0010 0111 0101 1010 0010 0111 0101 0100 1010 0101	<div><div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END 23</div><div>registers H L AX 10 27 BX 5A 27 CX 54 A5 DX 00 00 CS 0100 IP 0009 SS 0100 SP FFFE BP 0000 SI 0000 DI 0000</div></div>

OR AX, BX	AX = 5A27 BX = 5A27 CX = 54A5	0101 1010 0010 0111 0101 1010 0010 0111 0101 0100 1010 0101	<div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>5A</td><td>27</td></tr><tr><td>BX</td><td>5A</td><td>27</td></tr><tr><td>CX</td><td>54</td><td>A5</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000B</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr><tr><td>SI</td><td colspan="2">0000</td></tr><tr><td>DI</td><td colspan="2">----</td></tr></table>		H	L	AX	5A	27	BX	5A	27	CX	54	A5	DX	00	00	CS	0100		IP	000B		SS	0100		SP	FFFE		BP	0000		SI	0000		DI	----	
	H	L																																						
AX	5A	27																																						
BX	5A	27																																						
CX	54	A5																																						
DX	00	00																																						
CS	0100																																							
IP	000B																																							
SS	0100																																							
SP	FFFE																																							
BP	0000																																							
SI	0000																																							
DI	----																																							
XOR AX, CX	AX = E82 BX = 5A27 CX = 54A5	0000 1110 1000 0010 0101 1010 0010 0111 0101 0100 1010 0101	<div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>0E</td><td>82</td></tr><tr><td>BX</td><td>5A</td><td>27</td></tr><tr><td>CX</td><td>54</td><td>A5</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000D</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr><tr><td>SI</td><td colspan="2">0000</td></tr><tr><td>DI</td><td colspan="2">----</td></tr></table>		H	L	AX	0E	82	BX	5A	27	CX	54	A5	DX	00	00	CS	0100		IP	000D		SS	0100		SP	FFFE		BP	0000		SI	0000		DI	----	
	H	L																																						
AX	0E	82																																						
BX	5A	27																																						
CX	54	A5																																						
DX	00	00																																						
CS	0100																																							
IP	000D																																							
SS	0100																																							
SP	FFFE																																							
BP	0000																																							
SI	0000																																							
DI	----																																							
NOT AX	AX = F17D BX = 5A27 CX = 54A5	1111 0001 0111 1101 0101 1010 0010 0111 0101 0100 1010 0101	<div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>F1</td><td>7D</td></tr><tr><td>BX</td><td>5A</td><td>27</td></tr><tr><td>CX</td><td>54</td><td>A5</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000F</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr><tr><td>SI</td><td colspan="2">0000</td></tr><tr><td>DI</td><td colspan="2">----</td></tr></table>		H	L	AX	F1	7D	BX	5A	27	CX	54	A5	DX	00	00	CS	0100		IP	000F		SS	0100		SP	FFFE		BP	0000		SI	0000		DI	----	
	H	L																																						
AX	F1	7D																																						
BX	5A	27																																						
CX	54	A5																																						
DX	00	00																																						
CS	0100																																							
IP	000F																																							
SS	0100																																							
SP	FFFE																																							
BP	0000																																							
SI	0000																																							
DI	----																																							

TEST CX, BX	AX = F17D BX = 5A27 CX = 54A5	1111 0001 0111 1101 0101 1010 0010 0111 0101 0100 1010 0101	<div><div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END</div><div>registers <table><tr><th></th><th>H</th><th>L</th></tr><tr><td>AX</td><td>F1</td><td>7D</td></tr><tr><td>BX</td><td>5A</td><td>27</td></tr><tr><td>CX</td><td>54</td><td>A5</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0011</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr><tr><td>SI</td><td colspan="2">0000</td></tr><tr><td>...</td><td colspan="2">...</td></tr></table></div></div>		H	L	AX	F1	7D	BX	5A	27	CX	54	A5	DX	00	00	CS	0100		IP	0011		SS	0100		SP	FFFE		BP	0000		SI	0000		
	H	L																																					
AX	F1	7D																																					
BX	5A	27																																					
CX	54	A5																																					
DX	00	00																																					
CS	0100																																						
IP	0011																																						
SS	0100																																						
SP	FFFE																																						
BP	0000																																						
SI	0000																																						
...	...																																						
AND CX, AX	AX = F17D BX = 5A27 CX = 5025	1111 0001 0111 1101 0101 1010 0010 0111 0101 0000 0010 0101	<div><div>01 CODE SEGMENT 02 03 ASSUME CS:CODE, 04 05 MOV AX, 1027H 06 MOV BX, 5A27H 07 MOV CX, 54A5H 08 09 OR AX, BX 10 11 XOR AX, CX 12 13 NOT AX 14 15 TEST CX, BX 16 17 AND CX, AX 18 19 HLT 20 21 CODE ENDS 22 END</div><div>registers <table><tr><th></th><th>H</th><th>L</th></tr><tr><td>AX</td><td>F1</td><td>7D</td></tr><tr><td>BX</td><td>5A</td><td>27</td></tr><tr><td>CX</td><td>50</td><td>25</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0013</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr><tr><td>SI</td><td colspan="2">0000</td></tr><tr><td>...</td><td colspan="2">...</td></tr></table></div></div>		H	L	AX	F1	7D	BX	5A	27	CX	50	25	DX	00	00	CS	0100		IP	0013		SS	0100		SP	FFFE		BP	0000		SI	0000		
	H	L																																					
AX	F1	7D																																					
BX	5A	27																																					
CX	50	25																																					
DX	00	00																																					
CS	0100																																						
IP	0013																																						
SS	0100																																						
SP	FFFE																																						
BP	0000																																						
SI	0000																																						
...	...																																						

Exercise Part 2 (a)

Assembly Code:

CODE SEGMENT

ASSUME CS:CODE, DS:CODE

MOV AX, 7A24H

MOV BX, 15A3H

SUB AX, BX ; AX = 6481H after subtraction

JMP L3T2

EEE316:

DIV BX ; Divide AX = 4481H by BX = 15A3H

; Quotient AX = 0003H

; Dividend DX = 0398H

JMP Last

L3T2: MOV CX, 45B1H

AND AX, CX ; AX = 4481H after AND

TEST AX, BX

JMP EEE316

Last: HLT

CODE ENDS

END

Analysis:

Code segment executed	Registers in Hex	Registers in Bin	Output
MOV AX, 7A24H MOV BX, 15A3H	AX = 7A24 BX = 15A3 CX = 0000 DX = 0000	0111 1010 0010 0100 0001 0101 1010 0011 0000 0000 0000 0000 0000 0000 0000 0000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers H L AX 7A 24 BX 15 A3 CX 00 00 DX 00 00 CS 0100 IP 0006 SS 0100 SP FFFE BP 0000</div></div>

SUB AX, BX	AX = 6481 BX = 15A3 CX = 0000 DX = 0000	0110 0100 1000 0001 0001 0101 1010 0011 0000 0000 0000 0000 0000 0000 0000 0000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers<div><div>H</div><div>L</div></div><div>AX<div>64</div><div>81</div></div><div>BX<div>15</div><div>A3</div></div><div>CX<div>00</div><div>00</div></div><div>DX<div>00</div><div>00</div></div><div>CS<div>0100</div></div><div>IP<div>0008</div></div><div>SS<div>0100</div></div><div>SP<div>FFFE</div></div><div>BP<div>0000</div></div></div></div>
JMP L3T2	AX = 6481 BX = 15A3 CX = 0000 DX = 0000	0110 0100 1000 0001 0001 0101 1010 0011 0000 0000 0000 0000 0000 0000 0000 0000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers<div><div>H</div><div>L</div></div><div>AX<div>64</div><div>81</div></div><div>BX<div>15</div><div>A3</div></div><div>CX<div>00</div><div>00</div></div><div>DX<div>00</div><div>00</div></div><div>CS<div>0100</div></div><div>IP<div>000E</div></div><div>SS<div>0100</div></div><div>SP<div>FFFE</div></div><div>BP<div>0000</div></div></div></div>
L3T2: MOV CX, 45B1H	AX = 6481 BX = 15A3 CX = 45B1 DX = 0000	0110 0100 1000 0001 0001 0101 1010 0011 0100 0101 1011 0001 0000 0000 0000 0000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers<div><div>H</div><div>L</div></div><div>AX<div>64</div><div>81</div></div><div>BX<div>15</div><div>A3</div></div><div>CX<div>45</div><div>B1</div></div><div>DX<div>00</div><div>00</div></div><div>CS<div>0100</div></div><div>IP<div>0011</div></div><div>SS<div>0100</div></div><div>SP<div>FFFE</div></div><div>BP<div>0000</div></div></div></div>

AND AX, CX	AX = 4481 BX = 15A3 CX = 45B1 DX = 0000	0100 0100 1000 0001 0001 0101 1010 0011 0100 0101 1011 0001 0000 0000 0000 0000	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>44</td><td>81</td></tr><tr><td>BX</td><td>15</td><td>A3</td></tr><tr><td>CX</td><td>45</td><td>B1</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0013</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr></table>		H	L	AX	44	81	BX	15	A3	CX	45	B1	DX	00	00	CS	0100		IP	0013		SS	0100		SP	FFFE		BP	0000	
	H	L																																
AX	44	81																																
BX	15	A3																																
CX	45	B1																																
DX	00	00																																
CS	0100																																	
IP	0013																																	
SS	0100																																	
SP	FFFE																																	
BP	0000																																	
TEST AX, BX	AX = 4481 BX = 15A3 CX = 45B1 DX = 0000	0100 0100 1000 0001 0001 0101 1010 0011 0100 0101 1011 0001 0000 0000 0000 0000	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>44</td><td>81</td></tr><tr><td>BX</td><td>15</td><td>A3</td></tr><tr><td>CX</td><td>45</td><td>B1</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0015</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr></table>		H	L	AX	44	81	BX	15	A3	CX	45	B1	DX	00	00	CS	0100		IP	0015		SS	0100		SP	FFFE		BP	0000	
	H	L																																
AX	44	81																																
BX	15	A3																																
CX	45	B1																																
DX	00	00																																
CS	0100																																	
IP	0015																																	
SS	0100																																	
SP	FFFE																																	
BP	0000																																	
JMP EEE316	AX = 4481 BX = 15A3 CX = 45B1 DX = 0000	0100 0100 1000 0001 0001 0101 1010 0011 0100 0101 1011 0001 0000 0000 0000 0000	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>44</td><td>81</td></tr><tr><td>BX</td><td>15</td><td>A3</td></tr><tr><td>CX</td><td>45</td><td>B1</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000A</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr><tr><td>BP</td><td colspan="2">0000</td></tr></table>		H	L	AX	44	81	BX	15	A3	CX	45	B1	DX	00	00	CS	0100		IP	000A		SS	0100		SP	FFFE		BP	0000	
	H	L																																
AX	44	81																																
BX	15	A3																																
CX	45	B1																																
DX	00	00																																
CS	0100																																	
IP	000A																																	
SS	0100																																	
SP	FFFE																																	
BP	0000																																	

EEE316: DIV BX	AX = 0003 BX = 15A3 CX = 45B1 DX = 0398	0000 0000 0000 0011 0001 0101 1010 0011 0100 0101 1011 0001 0000 0011 1001 1000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers H L AX 00 03 BX 15 A3 CX 45 B1 DX 03 98 CS 0100 IP 000C SS 0100 SP FFFE BP 0000</div></div>
JMP Last	AX = 0003 BX = 15A3 CX = 45B1 DX = 0398	0000 0000 0000 0011 0001 0101 1010 0011 0100 0101 1011 0001 0000 0011 1001 1000	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 15A3H 06 SUB AX, BX 07 JMP L3T2 08 09 EEE316: DIV BX 10 ; Quotient AX = 11 ; Dividend DX = 12 JMP Last 13 14 L3T2: MOV CX, 15 AND AX, CX 16 TEST AX, BX 17 JMP EEE316 18 19 Last: HLT 20</div><div>registers H L AX 00 03 BX 15 A3 CX 45 B1 DX 03 98 CS 0100 IP 0017 SS 0100 SP FFFE BP 0000</div></div>
Last: HLT	AX = 0003 BX = 15A3 CX = 45B1 DX = 0398	0000 0000 0000 0011 0001 0101 1010 0011 0100 0101 1011 0001 0000 0011 1001 1000	<div><div>registers H L AX 00 03 BX 15 A3 CX 45 B1 DX 03 98 CS 0100 IP 0017 SS 0100 SP FFFE</div><div>0100:0017 message the emulator is halted.</div></div>

The last label is required because the way the program is structured, L3T2 is jumped to first, and then L3T2 directs the pointer to EEE316 which is above itself in the instruction list. After EEE316, the program counter will automatically point to the location that is below EEE316, incidentally reaching L3T2 and looping here forever. This is why the pointer is required to jump to Last where the instruction register receives halt command and stops execution.

Exercise Part 2 (b)

Assembly Code:

CODE SEGMENT

ASSUME CS:CODE, DS:CODE

MOV AX, 7A24H

MOV BX, 95A3H

ADD AX, BX

JC L3T2 ; Jump to L3T2 if CF=1

EEE316: OR AX, 23H

JNZ Last ; Jump to Last if previous operation not zero

L3T2: MOV CX, 0FC7H

SUB AX, CX

TEST AX, BX

JZ EEE316 ; Jump to EEE316 if previous operation zero

Last: HLT

CODE ENDS

END

Analysis:

Code segment executed	Registers in Hex	Registers in Bin	Output																											
MOV AX, 7A24H MOV BX, 95A3H	AX = 7A24 BX = 95A3 CX = 0000	0111 1010 0010 0100 1001 0101 1010 0011 0000 0000 0000 0000	<div><div><div>01 CODE SEGMENT</div><div>02 ASSUME CS:CODE,</div><div>03</div><div>04 MOV AX, 7A24H</div><div>05 MOV BX, 95A3H</div><div>06 ADD AX, BX</div><div>07 JC L3T2</div><div>08</div><div>09 EEE316: OR AX,</div><div>10 JNZ Last</div><div>11</div><div>12 L3T2: MOV CX,</div><div>13 SUB AX, CX</div><div>14 TEST AX, BX</div><div>15 JZ EEE316</div><div>16</div><div>17 Last: HLT</div><div>18</div></div><div><div>registers</div><table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>7A</td><td>24</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>00</td><td>00</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0006</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table></div></div>		H	L	AX	7A	24	BX	95	A3	CX	00	00	DX	00	00	CS	0100		IP	0006		SS	0100		SP	FFFE	
	H	L																												
AX	7A	24																												
BX	95	A3																												
CX	00	00																												
DX	00	00																												
CS	0100																													
IP	0006																													
SS	0100																													
SP	FFFE																													

ADD AX, BX	AX = 0FC7 BX = 95A3 CX = 0000	0000 1111 1100 0111 1001 0101 1010 0011 0000 0000 0000 0000	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>0F</td><td>C7</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>00</td><td>00</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0008</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table>		H	L	AX	0F	C7	BX	95	A3	CX	00	00	DX	00	00	CS	0100		IP	0008		SS	0100		SP	FFFE	
	H	L																													
AX	0F	C7																													
BX	95	A3																													
CX	00	00																													
DX	00	00																													
CS	0100																														
IP	0008																														
SS	0100																														
SP	FFFE																														
JC L3T2	AX = 0FC7 BX = 95A3 CX = 0000	0000 1111 1100 0111 1001 0101 1010 0011 0000 0000 0000 0000	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>0F</td><td>C7</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>00</td><td>00</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000F</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table>		H	L	AX	0F	C7	BX	95	A3	CX	00	00	DX	00	00	CS	0100		IP	000F		SS	0100		SP	FFFE	
	H	L																													
AX	0F	C7																													
BX	95	A3																													
CX	00	00																													
DX	00	00																													
CS	0100																														
IP	000F																														
SS	0100																														
SP	FFFE																														
L3T2: MOV CX, 0FC7H	AX = 0FC7 BX = 95A3 CX = 0FC7	0000 1111 1100 0111 1001 0101 1010 0011 0000 1111 1100 0111	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>0F</td><td>C7</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0012</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table>		H	L	AX	0F	C7	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	0012		SS	0100		SP	FFFE	
	H	L																													
AX	0F	C7																													
BX	95	A3																													
CX	0F	C7																													
DX	00	00																													
CS	0100																														
IP	0012																														
SS	0100																														
SP	FFFE																														
SUB AX, CX	AX = 0000 BX = 95A3 CX = 0FC7	0000 0000 0000 0000 1001 0101 1010 0011 0000 1111 1100 0111	<div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div>	<div>registers</div> <table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>00</td><td>00</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0014</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table>		H	L	AX	00	00	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	0014		SS	0100		SP	FFFE	
	H	L																													
AX	00	00																													
BX	95	A3																													
CX	0F	C7																													
DX	00	00																													
CS	0100																														
IP	0014																														
SS	0100																														
SP	FFFE																														

TEST AX, BX	AX = 0000 BX = 95A3 CX = 0FC7	0000 0000 0000 0000 1001 0101 1010 0011 0000 1111 1100 0111	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div><div>registers <table><tr><th></th><th>H</th><th>L</th></tr><tr><td>AX</td><td>00</td><td>00</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0016</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table></div><div>flags <table><tr><td>CF</td><td>0</td></tr><tr><td>ZF</td><td>1</td></tr><tr><td>SF</td><td>0</td></tr><tr><td>OF</td><td>0</td></tr><tr><td>PF</td><td>1</td></tr><tr><td>AF</td><td>0</td></tr><tr><td>IF</td><td>1</td></tr><tr><td>DF</td><td>0</td></tr></table></div></div>		H	L	AX	00	00	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	0016		SS	0100		SP	FFFE		CF	0	ZF	1	SF	0	OF	0	PF	1	AF	0	IF	1	DF	0
	H	L																																												
AX	00	00																																												
BX	95	A3																																												
CX	0F	C7																																												
DX	00	00																																												
CS	0100																																													
IP	0016																																													
SS	0100																																													
SP	FFFE																																													
CF	0																																													
ZF	1																																													
SF	0																																													
OF	0																																													
PF	1																																													
AF	0																																													
IF	1																																													
DF	0																																													
JZ EEE316	AX = 0000 BX = 95A3 CX = 0FC7	0000 0000 0000 0000 1001 0101 1010 0011 0000 1111 1100 0111	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div><div>load executable file to <table><tr><th></th><th>H</th><th>L</th></tr><tr><td>AX</td><td>00</td><td>00</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000A</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table></div></div>		H	L	AX	00	00	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	000A		SS	0100		SP	FFFE																	
	H	L																																												
AX	00	00																																												
BX	95	A3																																												
CX	0F	C7																																												
DX	00	00																																												
CS	0100																																													
IP	000A																																													
SS	0100																																													
SP	FFFE																																													
EEE316: OR AX, 23H	AX = 0023 BX = 95A3 CX = 0FC7	0000 0000 0010 0011 1001 0101 1010 0011 0000 1111 1100 0111	<div><div>01 CODE SEGMENT 02 ASSUME CS:CODE, 03 04 MOV AX, 7A24H 05 MOV BX, 95A3H 06 ADD AX, BX 07 JC L3T2 08 09 EEE316: OR AX, 10 JNZ Last 11 12 L3T2: MOV CX, 13 SUB AX, CX 14 TEST AX, BX 15 JZ EEE316 16 17 Last: HLT 18</div><div>registers <table><tr><th></th><th>H</th><th>L</th></tr><tr><td>AX</td><td>00</td><td>23</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">000D</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table></div></div>		H	L	AX	00	23	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	000D		SS	0100		SP	FFFE																	
	H	L																																												
AX	00	23																																												
BX	95	A3																																												
CX	0F	C7																																												
DX	00	00																																												
CS	0100																																													
IP	000D																																													
SS	0100																																													
SP	FFFE																																													

			<div>flags</div> <div><div>CF</div><div>0</div></div> <div><div>ZF</div><div>0</div></div> <div><div>SF</div><div>0</div></div> <div><div>OF</div><div>0</div></div> <div><div>PF</div><div>0</div></div> <div><div>AF</div><div>0</div></div> <div><div>IF</div><div>1</div></div> <div><div>DF</div><div>0</div></div>																											
JNZ Last	AX = 0023 BX = 95A3 CX = 0FC7	0000 0000 0010 0011 1001 0101 1010 0011 0000 1111 1100 0111	<div><div>01</div>CODE SEGMENT</div> <div><div>02</div>ASSUME CS:CODE,</div> <div><div>03</div></div> <div><div>04</div>MOV AX, 7A24H</div> <div><div>05</div>MOV BX, 95A3H</div> <div><div>06</div>ADD AX, BX</div> <div><div>07</div>JC L3T2</div> <div><div>08</div></div> <div><div>09</div>EEE316: OR AX,</div> <div><div>10</div>JNZ Last</div> <div><div>11</div></div> <div><div>12</div>L3T2: MOV CX,</div> <div><div>13</div>SUB AX, CX</div> <div><div>14</div>TEST AX, BX</div> <div><div>15</div>JZ EEE316</div> <div><div>16</div></div> <div><div>17</div>Last: HLT</div> <div><div>18</div></div> <div><div>registers</div><table><tr><td></td><td>H</td><td>L</td></tr><tr><td>AX</td><td>00</td><td>23</td></tr><tr><td>BX</td><td>95</td><td>A3</td></tr><tr><td>CX</td><td>0F</td><td>C7</td></tr><tr><td>DX</td><td>00</td><td>00</td></tr><tr><td>CS</td><td colspan="2">0100</td></tr><tr><td>IP</td><td colspan="2">0018</td></tr><tr><td>SS</td><td colspan="2">0100</td></tr><tr><td>SP</td><td colspan="2">FFFE</td></tr></table></div>		H	L	AX	00	23	BX	95	A3	CX	0F	C7	DX	00	00	CS	0100		IP	0018		SS	0100		SP	FFFE	
	H	L																												
AX	00	23																												
BX	95	A3																												
CX	0F	C7																												
DX	00	00																												
CS	0100																													
IP	0018																													
SS	0100																													
SP	FFFE																													

Homework 1

Write an assembly code that will determine whether a number is greater than 5, equal to or less, and put 0, 1 or 2 for the conditions in DX

Assembly Code:

```
CODE    SEGMENT
    ASSUME CS:CODE, DS:CODE

    MOV AX, 06H    ; input number

    SUB AX, 05H

    JZ zero        ; if result was zero
    JS negative    ; if result was negative

    MOV DX, 00H    ; otherwise
    JMP last

zero:    MOV DX, 01H
    JMP last

negative:
    MOV DX, 02H
    JMP last

last:    HLT

CODE    ENDS
    END
```

[illegible]

```

06 CODE SEGMENT
07 ASSUME CS:CODE, DS:C
08
09 MOV AX, 04H ; inp
10
11 SUB AX, 05H
12
13 JZ zero ; if
14 JS negative ; if
15
16 MOV DX, 00H ; oth
17 JMP last
18
19 zero: MOV DX, 01H
20 JMP last
21
22 negative:
23 MOV DX, 02H
24 JMP last
25
26 last: HLT
27
28
29 CODE ENDS
30

```

registers

	H	L
AX	FF	FF
BX	00	00
CX	00	00
DX	00	02
CS	0100	
IP	0019	
SS	0100	
SP	FFFE	
BP	0000	
SI	0000	
DI	0000	
DS	0100	

Fig: (c) $AX = 4$, $DX = 2$ after execution

Homework 2

Subtract 86B1H from 3F42H and store 0 in CX if overflow occurs and 1 if no overflow occurs

Assembly Code:

```
CODE SEGMENT
ASSUME CS:CODE, DS:CODE

MOV AX, 86B1H
MOV BX, 3F42H
SUB BX, AX

JO OF      ; JMP if overflow

MOV CX, 01H ; otherwise
JMP last

OF:  MOV CX, 0H
    JMP last

last: HLT
CODE ENDS
END
```

Output:

The image shows two screenshots of an assembly simulator. The left screenshot (a) shows the state before the `JO OF` instruction. The right screenshot (b) shows the state after the `JO OF` instruction.

(a) Subtraction of AX from BX, overflow flag 1

Registers:

Register	H	L
AX	86	B1
BX	B8	91
CX	00	00
DX	00	00
CS	0100	
IP	0008	
SS	0100	
SP	FFFE	
BP	0000	
SI	0000	
DI	0000	

Flags:

Flag	Value
CF	1
ZF	0
SF	1
OF	1
PF	0
AF	0
IF	1
DF	0

(b) CX assumes value of 0

Registers:

Register	H	L
AX	86	B1
BX	B8	91
CX	00	00
DX	00	00
CS	0100	
IP	0014	
SS	0100	
SP	FFFE	
BP	0000	
SI	0000	

Fig: (a) Subtraction of AX from BX, overflow flag 1 (b) CX assumes value of 0

Homework 3

Take 2 arbitrary numbers x and y. If $x > 1000H$ perform $x+y$. If $y < 1000H$ perform $x-y$. If $x > 1000H$ and $y < 100H$ perform $x = x'$.

Assembly Code:

```
CODE    SEGMENT
        ASSUME CS:CODE, DS:CODE
```

```
        MOV AX, 0250H
```

```
        MOV BX, 0050H
```

```
        CMP AX, 1000H    ; Compares 1st val with 1000H
```

```
        JS  AX_les_1000   ; AX<1000
```

```
        JZ  AX_eql_1000   ; AX=1000
```

```
        JNS AX_grt_1000   ; AX>1000
```

```
AX_grt_1000:
```

```
        CMP BX, 100H      ; Compares 2nd val with 100H
```

```
        JS  AX_grt_1000_BX_les_100 ; AX > 1000 & BX < 100
```

```
        JZ  AX_grt_1000_BX_eql_100 ; AX > 1000 & BX = 100
```

```
        JNS AX_grt_1000_BX_grt_100 ; AX > 1000 & BX > 100
```

```
AX_les_1000:
```

```
AX_eql_1000:
```

```
        CMP BX, 1000H     ; Compares 2nd val with 1000H
```

```
        JS  BX_les_1000    ; BX<1000
```

```
        JNS last          ; AX<=1000 & BX >=1000
```

```
; 1st CASE
```

```
AX_grt_1000_BX_eql_100:
```

```
AX_grt_1000_BX_grt_100:
```

```
        ADD AX, BX
```

```
        JMP last
```

```
; 2nd CASE
```

```
BX_les_1000:
```

```
SUB AX, BX
JMP last
```

```
; 3rd CASE
AX_grt_1000_BX_les_100:
```

```
NOT AX
JMP last
```

```
last: HLT
```

```
CODE ENDS
END
```

Output:

05	CODE	SEGMENT	
06	ASSUME	CS:CODE, DS:C	
07			
08	MOV	AX, 1250H	
09	MOV	BX, 1000H	
10			
11	CMP	AX, 1000H	
12			
13	JS	AX_les_1000	
14	JZ	AX_eql_1000	
15	JNS	AX_grt_1000	

registers	H	L
AX	22	50
BX	10	00
CX	00	00
DX	00	00

Fig: AX > 1000H, BX != 100H (1st condition applicable, x+y operation)

05	CODE	SEGMENT	
06	ASSUME	CS:CODE, DS:C	
07			
08	MOV	AX, 0250H	
09	MOV	BX, 0050H	
10			
11	CMP	AX, 1000H	
12			
13	JS	AX_les_1000	
14	JZ	AX_eql_1000	
15	JNS	AX_grt_1000	

registers	H	L
AX	02	00
BX	00	50
CX	00	00
DX	00	00

Fig: AX < 1000H, BX < 1000H (2nd Condition applicable, x-y operation)

05	CODE	SEGMENT	
06	ASSUME	CS:CODE, DS:C	
07			
08	MOV	AX, 1250H	
09	MOV	BX, 50H	
10			
11	CMP	AX, 1000H	
12			
13	JS	AX_les_1000	
14	JZ	AX_eql_1000	
15	JNS	AX_grt_1000	

registers	H	L
AX	ED	AF
BX	00	50
CX	00	00
DX	00	00

Fig: AX > 1000H, BX < 100H (3rd condition applicable, x = x' operation)

05	CODE	SEGMENT	
06	ASSUME	CS:CODE, DS:C	
07			
08	MOV	AX, 0250H	
09	MOV	BX, 1050H	
10			
11	CMP	AX, 1000H	
12			
13	JS	AX_les_1000	
14	JZ	AX_eql_1000	
15	JNS	AX_grt_1000	

	registers	
	H	L
AX	02	50
BX	10	50
CX	00	00
DX	00	00

Fig: AX < 1000H, BX > 1000H (No condition applicable, no operation)

Homework 4

Write an assembly code that checks if a year is a leap year. Code template is shown below. If 'YEAR' is a leap year, put 1 in 'LEAPYEAR'. Else put 0 in 'LEAPYEAR'. You may observe value of LEAPYEAR by pressing the "var" button, beside the "flag" button.

Assembly Code:

```
CODE    SEGMENT
    ASSUME CS:CODE, DS:CODE

    MOV AX, CS
    MOV DS, AX

    MOV AX, YEAR
    MOV DX, 0

    ; *****SOLUTION CODE HERE*****

    ; DIVIDE BY 400

    MOV CX, AX    ; creates a copy of the main year
    MOV BX, 0400D ; to divide by 400 first

    DIV BX
    CMP DX, 0H    ; compare dividend with 0

    JZ  positive  ; leap year if divided by 400

    ; DIVIDE BY 100

    MOV AX, CX    ; restore value of AX
    MOV DX, 0     ; making sure dividend 0
    MOV BX, 0100D ; to divide by 100

    DIV BX
    CMP DX, 0H    ; compare dividend with 0

    JZ  negative  ; not leap year if divided by 100

    ; DIVIDE BY 4

    MOV AX, CX    ; restore value of AX
    MOV DX, 0     ; making sure dividend 0
    MOV BX, 04D   ; to divide by 4
```

```
DIV BX
CMP DX, 0H    ; compare dividend with 0
```

```
JZ  positive ; leap year if divided by 4
JNZ negative  ; not leap year
```

positive:

```
MOV LEAPYEAR, 01H
JMP terminate
```

negative:

```
MOV LEAPYEAR, 0H
JMP terminate
```

terminate:

```
; ***** END OF SOLUTION *****
```

```
HLT
```

```
YEAR DW 2021D ; DW = Data Word (16 bits)
LEAPYEAR DB ? ; DB = Data Byte (8 bits)
```

```
CODE ENDS
END
```

Output:

size:	word	elements:	1
<input type="button" value="edit"/> show as: signed			
YEAR 1900			
LEAPYEAR 00h			

size:	word	elements:	1
<input type="button" value="edit"/> show as: signed			
YEAR 2000			
LEAPYEAR 01h			

Fig: (a) 1900 not leap year (b) 2000 leap year

size:	byte	elements:	1
<input type="button" value="edit"/> show as: hex			
YEAR 2020			
LEAPYEAR 01h			

size:	byte	elements:	1
<input type="button" value="edit"/> show as: hex			
YEAR 2021			
LEAPYEAR 00h			

Fig: (c) 2020 leap year (d) 2021 not leap year