

Prerequisites

- Introduce yourself to "Digital interfaces" resource
- Cross-compiling environment (Recommended: Cygwin or Codeblocks)
- Initial HW/SW projects (from ORTUS)

Introduction

Hard Processing System's (HPS) architecture.

Figure 1 shows internal architecture of Cyclone V-based SoC. With an exception of HPS I/O logic all arrows represent some variant of AXI Memory Mapped interface¹. Note the green and orange blocks in the block diagram, they represent communication interfaces between FPGA and HPS (*Hard Processing System*). The green represents memory mapped interfaces (and regions) accessed by HPS and exposed to FPGA logic, these are **Lightweight HPS-to-FPGA** and **HPS-to-FPGA** bridges. These interfaces and their usage are the core topic of this lab. The orange represents memory mapped interfaces Mastered by FPGA, these are **FPGA-to-HPS** bridge and direct interface to the SDRAM controller subsystem.




Figure 1. Internal structure of Cyclone V FPGA SoC.

¹http://www.gstitt.ece.ufl.edu/courses/fall15/ee14720_5721/labs/refs/AXI4_specification.pdf

Physical and virtual memory.

In the core of System-on-Chip internal communications usually lays a memory-mapped protocol, furthermore this corresponds to accessible hardware registers by the bus masters, e.g. processor. This accessible memory often is referred as an address space, note that different bus masters may have different address spaces, this is determined by the internal interconnect structure. Figure 2a illustrates some relevant address spans for this LAB: **SDRAM Window**, **HPS-to-FPGA** bridge and **Lightweight HPS-to-FPGA** bridge. the physical meaning for this is that if processor executes Store (STR) instruction it will either propagate to SDRAM or FPGA via communication bridges.

This holds true for micro-controllers and application processors running in baremetal (no OS) mode or with many Real-Time-Operating-Systems (RTOS). In case of a more elaborate setup, such as Linux another hardware block interacts with memory mapped transactions - **Memory Management Unit (MMU)**. The core purpose of MMU is to establish memory virtualization which brings such benefits as system's protection against user's software bugs, process isolation, mitigation of memory fragmentation problem, memory swapping. The MMU typically is part of CPU subsystem and is situated between CPU core and the rest of the system as shown in Figure 2. Usually each process has its own virtual memory mapping which is maintained by the operating system(Figure 3).




Figure 2. a) Relevant physical address space; b) Simplified CPU/MMU relationship.

An important feature of memory virtualization is that process has no direct access to the physical memory. Peripheral access usually is achieved by device drivers, which further has the advantage of device-independent coherent view for the user application (same application can work with many different devices of the same class). Nevertheless, there is a mechanism for user-space application to "ask" for direct access to the hardware, which will be utilized in this LAB. The mechanism is based on *mmap*² system call and `/dev/mem` node. Usually, this kind of mechanism is not preferred in final stage of product development as it injects vulnerabilities.




Figure 3. Conceptual virtual to physical mapping by MMU.

²<http://man7.org/linux/man-pages/man2/mmap.2.html>

SW / HW project structure

The following is a breakdown of the SW / HW project archive which should be provided to you together with this handout.

```
<project sources>
|-- sw0                # Application SW for the 1st part of the lab
|   |-- Makefile       # Run 'make' in this directory to compile the project
|
|-- sw1                # Application SW for the 2nd part of the lab
|   |-- Makefile       # Run 'make' in this directory to compile the project
|
|-- hw
|   |-- prj            # Quartus project
|   |-- main.qpf       # The main Quartus project file (use it in Quartus)
|
|   |-- sim            # Simulation setup
|   |-- Makefile       # Use this makefile to run simulation of the schematic
|
|   |-- src            # Actual .vhd sources for user part of the project
|   |-- lab.vhd        # Describe your routing logic here
|
|   |-- tb             # Testbench files
|
|   |-- pkg            # Custom packages
```

Part 1 - Mapping memory (Software)

The purpose of this part is to get acquainted with *mmap* system call and internalize the workin principles of HPS-to-FPGA communications.




Figure 4. Conceptual diagram of the task - 1.

===== The main execution steps of the C application (located in sw0 directory) =====

1. Acquire "/dev/mem" file descriptor (To be implemented).
2. Map Lightweight HPS2FPGA bridge into user-space (To be implemented).
3. Map HPS2FPGA bridge into user-space (To be implemented).
4. Wait for user to push a button.
5. Write the LED mask through the specified bridge.

Task 1.1. Complete C program.

Complete code in *sw0/src/main.c* where it is indicated by the comments.

Task 1.2. Compare communication bridge latency.

Use signal tap to measure latency for *Lightweight HPS-to-FPGA* and *HPS-to-FPGA* bridges respectively. Use button event as a trigger.

Part 2 - Routing write request (Hardware)

The purpose of this part of the lab is to internalize the basic digital design principles of the memory mapped communication protocols.




Figure 5. Conceptual diagram of the task - 2.

===== The main execution steps of the C application (located in sw1 directory) =====

1. Acquire `"/dev/mem"` file descriptor.
2. Map Lightweight HPS2FPGA bridge into user-space.
3. Write sequence to the 1st 7SEGMENT block.
4. Write sequence to the 2nd 7SEGMENT block.
5. Write sequence to the 3rd 7SEGMENT block.

Task 2.1. Design routing logic for Avalon-MM (write) interface.

Design routing schematic in accordance with Figure 5. Describe your solution circuit using VHDL in lab.vhd file, the file already contains the necessary interfacing signals!

- Use provided simulation setup before synthesizing the project.
- For the synthesis you will have to generate some sources using platform designer tool. When you are at this step, notify the lecturer, he will guide you through the process.

Task 2.2 (Optional). Modify C program.

Modify `sw1/src/main.c` in such a way that writes are performed by two or four byte transfers. What is happening? Use signal tap to observe the memory bus in FPGA!

Reporting.

General.

Please name other "bus masters" apart from CPU.

What are the drawback of the MMU?

Provide a table with lab's FPGA-based component physical address space from the viewpoint of CPU.

Task 1.

Provide captures of the logic analyzer used for latency estimation.

Explain the causes for bridge latency differences.

Task 2.

Provide RTL schematic (from RTL viewer) of the synthesized routing logic.

(Optional) Explain effects observed in T1.2