# Modelsim Simulation & Example VHDL Testbench



## **Agenda**

- Simulating a VHDL design with a VHDL Testbench
- Generating a sample testbench from Quartus
- Modifying the testbench
- Procedure creation and Procedure calls
- Create a script for easy recompiling and simulation within Modelsim
- Adding self checking and reporting via a VHDL monitor process



## **Top Level Design File**

- Top level FPGA vhdl design, our test bench will apply stimulus to the FPGA inputs.
- The design is an 8 bit wide 16 deep shift register.

```
-- example design for showing vhdl testbench
 library ieee;
 use ieee std logic 1164 all;
entity example vhdl is
  Port
    Inputclk : in std logic; -- input clock
                                                                 I/O portion of the design
             : in std logic; -- active high clear
             : in std logic; -- active high enable
    data in : in std logic vector(7 downto 0); -- input data
    data out : out std logic vector(7 downto 0) -- output data
 end example vhdl;
Farchitecture rtl of example vhdl is
  signal mem data : std logic vector (7 downto 0);
Begin
--- 16 deep shift reqister, shifts in the 8 bits and delays
-- by 16 clock cycles, and then shifts out
 -- direct instantiation, do not need to define the component
   shift reg inst : entity work.shift reg(SYN)
   port map
                                                              Design instantiates an alt_shift_taps
      aclr
              => sclr,
      clken
             => en,
                                                              megawizard function, 16 deep, 8 bit wide
      clock => Inputclk,
      shiftin => data in,
                                                              shift register, will require altera mf library
      shiftout => mem data,
      taps
               => open
                                                              For simulation.
    data out <= mem data; -- send the shifted data off chip
 end architecture rtl;
```

© 2010 Altera Corporation—Public



## **Set-up Quartus to Generate Sim Directory**


 Setup Quartus to generate a simulation directory for Modelsim

 Simulation .vho (structural netlist) and .vht (testbench) files are generated and placed in this directory, default

is ./simulation/modelsim

Assignments->Settings

Then [Simulation]






## **Create and Example Testbench**

 Perform and Analysis and Elaboration on the design in Quartus, then generate the testbench structure, which is a good place to start the testbench design

Processing -> Start -> Start Test Bench Template Writer



Only run this once to get the structure. If you run again, you will overwrite all Your changes, so may be a good idea To change the file name to prevent Overwriting.

© 2010 Altera Corporation—Public



The ./simulation/modelsim directory now contains the example\_vhdl.vht file. The file name (example\_vhdl) is derived from the top level entity name.

```
-- example design for showing vhdl testbench
  library ieee;
  use ieee std logic 1164 all;
entity example vhdl
    Port
      Inputclk
                   in std logic; -- input clock
                 :\in std logic; -- active high clear
      sclr
                   n std logic; -- active high enable
                 : i std logic vector(7 downto 0); -- input data
      data in
                : out std logic vector (7 downto 0) -- output data
  end example vhdl;
                              C:\work\ref_mat\test_benches\vhdl_testbench\simulation\modelsim
                         Nama
                                                                        Size Type
                        example vhdl vht
                                                                        4 KB VHT File
```



- The first thing you'll notice about the testbench, is that the top level entity has no I/O.
  - It is simply an "entity name is", and "end entity name".
  - This makes sense as there is no I/O in a testbench

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

SENTITY example_vhdl_vhd_tst IS

LEND example_vhdl_vhd_tst;

ARCHITECTURE example_vhdl_arch OF example_vhdl_vhd_tst IS
```



The testbench creates some signals to connect the stimulus to the Device Under Test (DUT) component. The DUT is the FPGA's top level design. In our case example\_vhdl. (example\_vhdl is the top level entity of our

FPGA design)



Quartus example\_vhdl.vhd (top level design file)

```
35
      SIGNAL data in : STD LOGIC VECTOR(7 DOWNTO 0);
36
      SIGNAL data out : STD LOGIC VECTOR (7 DOWNTO 0);
37
      SIGNAL en : STD LOGIC:
      SIGNAL Inputclk : STD LOGIC;
39
    COMPONENT example vhdl
41
42
         data_in : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
43
         data out : OUT STD LOGIC VECTOR (7 DOWNTO 0);
44
         en : IN STD LOGIC;
         Inputcle : IN STD LOGIC;
45
46
         sclr : IN STD LOGIC
47
         );
                             And then instantiated
48
      END COMPONENT:
49
50
         il : example vhdl
51
         PORT MAP (
52
      -- list connections between master ports and signals
53
         data in => data in,
54
         data out => data out,
55
         en => en,
56
         Inputclk => Inputclk,
57
         sclr => sclr
58
```

example\_vhdl.vht (testbench file)



- The next section is where the stimulus will reside, the Quartus generated .vht (testbench file) does not contain any stimulus, this must be added to perform a simulation
- The .vht generated file provides the structure

```
□init : PROCESS
      -- variable declarations
61
      BEGIN
62
              -- code that executes only once
63
      WAIT:
     HEND PROCESS init;
    □always : PROCESS
    -- optional sensitivity list
67
68
     --- variable declarations
69
70
              -- code executes for every event on sensitivity list
71
      WAIT:
     -END PROCESS always;
73
      END example vhdl arch;
```




## **Creating Tesbench Clock**

- We now need to add in some stimulus into the testbench. This design is simply a shift register with data in, data out, clock, clear, and enable.
- Let's start with a free running clock. Directly after the DUT (example\_vhdl) instantiation, add line 61 below, this will create a free running 20Mhz clock, but we need to supply a default value. We can do this at the signal declaration, add a ":= '0" to set the signal to a logic '0'

```
SIGNAL data in : STD LOGIC VECTOR (7 DOWNTO
      SIGNAL data out : STD LOGIC VECTOR (7 DOWNT)
36
37
      SIGNAL en : STD LOGIC:
38
      SIGNAL Inputclk : STD LOGIC := '0'
39
      SIGNAL scir : STD LOGIC;
40
    COMPONENT example vhdl
                                    );
                           59
                                    add in a free running clock of 20Mhz/50ns cycle
                           60
                           61
                                  inputclk <= not inputclk after 50 ns;
                           62
                           63
                                □init : PROCESS
                           64
                                 -- variable declarations
```




- Let's now take the design and testbench into Modelsim
- Open up Modlesim and from the prompt:
  - Change directory into your modelsim directory (the directory created by Quartus)
    - ModelSim> cd C:/work/ref\_mat/test\_benches/vhdl\_testbench/simulation/modelsim
  - create a new library called work, creates a directory called work (do only once)
    - ModelSim> vlib work
  - Map logical library work to directory work (do only once)
    - ModelSim> vmap work work
  - Compile the underlying design files, including other libraries, start with the lowest level design file in the project, and the last file compiled will be the testbench.
    - Go to Compile->Compile...





The Following GUI pops up, specify library work, shift\_reg.vhd, and click compile





- The following Error will occur if not using Altera Modelsim
  - Altera Modelsim includes the Altera pre-compiled libraries

```
vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std_logic_l164
# ** Error: C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd(39): Library altera_mf not found.
# ** Error: C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd(40): (vcom-l136) Unknown identifier "altera_mf".
# ** Error: C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd(42): VHDL Compiler exiting
ModelSim>
```

 The shift\_reg.vhd file calls out the library altera\_mf, the shift\_reg.vhd was created from a megawizard

```
35
36
      LIBRARY ieee:
      USE ieee std logic 1164 all;
37
38
39
      LIBRARY altera mf;
                               The shift_reg.vhd calls out the altera_mf library
      USE altera mf.all;
40
41
42
    ENTITY shift reg IS
43
         PORT
```


 So we need to create another library called altera\_mf and compile the altera\_mf files into that library



## **Compiling Library Files in Modelsim**


- Create the altera\_mf library
  - Modelsim> vlib altera mf
  - Modelsim> vmap altera\_mf altera\_mf
- The library files we need to compile are located in the Quartus install directory, under sim\_lib, see below:







- altera mf.vhd
- altera\_mf\_components.vhd
  - Can select both at the same time





- Now that we have altera\_mf compiled, we can now compile shift\_reg.vhd again.
- You can use the up arrow from the Modelsim command line prompt to find the command to run, then hit enter

ModelSim> vcom -reportprogress 300 -work work C:/work/ref\_mat/test\_benches/vhdl\_testbench/shift\_reg.vhd

```
ModelSim> vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity shift_reg
# -- Compiling architecture syn of shift_reg

ModelSim>
```

#### No library errors



 Compile the top level design file; example\_vhdl.vhd, either from command line or GUI

```
vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/example_vhdl.vhd

# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009

# -- Loading package standard

# -- Loading package std_logic_l164

# -- Compiling entity example_vhdl

# -- Compiling architecture rtl of example_vhdl

# -- Loading entity shift_reg

ModelSim>
```

 And finally compile the testbench, from the ./simulation/modelsim directory, example\_vhdl.vht

```
vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/example_vhdl.vht

# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009

# -- Loading package standard

# -- Loading package std_logic_l164

# -- Compiling entity example_vhdl_vhd_tst

# -- Compiling architecture example_vhdl_arch of example_vhdl_vhd_tst


ModelSim>
```



## **Creating Compile Script**

Since simulating your design is an iterative process, you will find yourself compiling the design files regularily. So we will create a run.do file so we can script the compilation, and eventually the running of the simulation.

New->Source->Do



Copy and paste the vcom commands into the .do file, and then save as run.do


To run, type "do run.do" from the modelsim prompt





- Let's run the simulation and see what we get
- From the library, highlight "example\_vhdl\_vhd\_test" and right click and "simulate without Optimization"
  - Why example\_vhdl\_vhd\_test?
  - That is the entity name of the
  - Testbench.

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
US
```





we have an error...

```
* Loading altera_st.althitt_taps(behavioural)

** Frror: (wsin=3731) C:/work/ref_mat/test_henches/whdl_testbench/shift_reg.whd(105) No default binding for component at 'altshift_taps_component'.

* Generic 'ram_block_type' is not on the entity.)

* Region: /cxample_whdl_whd_tot/il/shift_reg_inst/altshift_taps_component

** Error: (wsin=3733) C:/work/ref_mat/test_benches/whdl_testbench/shift_reg.whd(105): No default binding for component at 'altshift_taps_component'.

* (Generic 'intended_device_family' is not on the entity.)

* Region: /example_whdl_whd_tst/il/shift_reg_inst/altshift_taps_component

* Error loading design

*ModeSm>
```

The "No default binding for component" is pretty common, it simply means that the component that we have instantiated, does not match up with any entity that we compiled. They have to match exactly for the component to bind with the lower level entity. The lower level entity is part of the altera\_mf library for the altshift\_taps\_compenent. Typically means that we are compiling an out of date file.



The Quartus10.0 altera\_mf altshift\_taps\_component was missing a VHDL generic "ram\_block\_type". Quartus 10.1 has fixed this issue, so we will recompile the 10.1 altera\_mf library, follow the same steps from slide 14 above, except point to the 10.1 directory structure

```
# Loading altera_mf.altshift_taps(behavioural)
# Strong (win-3731) [:/work/ref_mat/rest_henches/vhdl_testbench/shift_reg.vhd(105)]
# Generic 'ram_block_type' is not on the entity.)
# Region: /cxmmptc_shdf_shd_tst/it/shift_reg_inst/altshift_taps_component
# ** Error: (win-3733) [:/work/ref_mat/rest_henches/vhdl_testbench/shift_reg.vhd(105): No default binding for component at 'altshift_taps_component'.
# ** Error: (win-3733) [:/work/ref_mat/rest_benches/vhdl_testbench/shift_reg.vhd(105): No default binding for component at 'altshift_taps_component'.
# (Generic 'intended device_family' is not on the entity.)
# Region: /example_vhdl_vhd_tst/il/shift_reg_inst/altshift_taps_component
# Error loading design

ModeSim>
```

Another way around these types of issues is to simply edit the VHDL.



We have now successfully compiled all the design files and loaded all design files for simulation, with the top level file being the testbench.


```
ModelSim> vsim -novopt work.example_vhdl_vhd_tst
# vsim -novopt work.example_vhdl_vhd_tst
# Loading std.standard
# Loading ieee.std_logic_l164(body)
# Refreshing C:\work\ref_mat\test_benches\vhdl_testbench\simulation\modelsim\work.example_vhdl_vhd_tst(example_vhdl_arch)
# Loading work.example_vhdl_vhd_tst(example_vhdl_arch)
# Refreshing C:\work\ref_mat\test_benches\vhdl_testbench\simulation\modelsim\work.example_vhdl(rtl)
# Loading work.example_vhdl(rtl)
# Refreshing C:\work\ref_mat\test_benches\vhdl_testbench\simulation\modelsim\work.shift_reg(syn)
# Loading work.shift_reg(syn)
# Loading altera_mf.altshift_taps(behavioural)
```

 Let's add the vsim command to our run.do script. Simply copy the "vsim –novopt work.example\_vhdl\_vhd\_tst" command to the run.do file



## Adding Signals to the Wave Window


Let's add signals so we can view what is going on. From modelsim, with the top level tesbench highlighted, select all the Objects (data\_in, data\_out, etc) and right click and add the signals to the wave





#### **Wave Window**


The Wave window should now open up with our desired signals, these are the signals in our device under test (DUT); our FPGA.






#### Save the Wave Window

- We now want to save the wave window, so we don't lose our signals and then modify the run.do script.
- File->Save Format... save the wave.do file





- To reload the signals from our saved wave.do, type
  - do wave.do
  - Then add the command "do wave.do" to the run.do script.


```
VSIM 23> do wave.do
VSIM 24>] |
```



#### **Wave Window with Clock Generated**

- We are now ready to run and advance the simulator time
- From the modelsim window type
  - run 10 us
- This will run the simulation for 10 us.

```
VSIM 29> run 10 us
```



- From above, you can see we have a free running clock, and the data\_out is at 0's.
- Let's add the "run 10 us" to our run.do script




## **More Testbench Design**

- Note: There are many ways to do testbenches, this will show one way using procedures.
- Let's create a procedure to assign all signals and a procedure to sync up to the rising edge of the clock and wait for x number of clock cycles
  - Procedures are defined within a process
- Then an easy way to exit the simulation will be added to the end of the testbench.



#### **Testbench VHDL Procedures**

Below is the beginning of of our stimulus





## **Example VHDL Testbench**

Since we modifed our testbench design, we will need to recompile that file and reload the simulation. We could do this a step at a time, but we have created our run.do script, let's make a small change, change to "run –all" instead of "run -10 us"

```
C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/run.do

Ln#

| vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/shift_reg.vhd
| vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/example_vhdl.vhd
| vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/example_vhdl.vht
| vsim -novopt work.example_vhdl_vhd_tst
| do_wave.do
| vun -all | vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/example_vhdl.vht
| vsim -novopt work.example_vhdl_vhd_tst
| do_wave.do | vun -all | vcom -all | vcom -all | vcom -reportprogress 300 -work work C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/example_vhdl.vht
```

- From the modelsim prompt type
  - restart –f .... This will restart the simulator and clean out the wave window
  - do run.do .... Recompiles all our files, reloads for simulaion and then loads the wave window and runs



## Iterating With Design Changes in Modelsim

- Results of "restart –f" and "do run.do"
- The simulation stops on the assert failure command


```
VSIM(paused)> restart -f
VSIM(paused)> do run.do
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std logic 1164
# -- Compiling entity shift reg
# -- Compiling architecture syn of shift reg
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std logic 1164
# -- Compiling entity example vhdl
# -- Compiling architecture rtl of example vhdl
# -- Loading entity shift reg
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std logic 1164
# -- Compiling entity example vhdl vhd tst
# -- Compiling architecture example vhdl arch of example vhdl vhd tst
# vsim -novopt work.example vhdl vhd tst
# Loading std.standard
# Loading ieee.std logic 1164(body)
# Refreshing C:\work\ref mat\test benches\vhdl testbench\simulation\modelsim\work.example vhdl vhd tst(example vhdl arch)
# Loading work.example vhdl vhd tst(example vhdl arch)
# Refreshing C:\work\ref mat\test benches\vhdl testbench\simulation\modelsim\work.example vhdl(rtl)
# Loading work.example vhdl(rtl)
# Refreshing C:\work\ref mat\test benches\vhdl testbench\simulation\modelsim\work.shift reg(syn)
# Loading work.shift reg(syn)
# ** Failure: ---- Not a Failure it is the END OF SIMULATION ------
    Time: 550 ns Iteration: 0 Process: /example vhdl vhd tst/stimulus File: : /work/ref mat/test benches/vhdl testbench/simulation/modelsim/example vhdl.vht
 Break in Process stimulus at C./work/ref mat/test benches/vhdl testbench/simulation/modelsim/example vhdl.vht line 99
# Simulation Breakpoint: Break in Process stimulus at C:/work/ref mat/test benches/vhdl testbench/simulation/modelsim/example vhdl.vht line 99
# MACRO ./run.do PAUSED at line 6
```



#### **Simulation Results**

#### Wave window results:


- All of our inputs are now driven to a known value
- Simulation ran until the 6<sup>th</sup> rising edge clock which is what we expected
- The procedure call to p\_sync\_app waited until it sees a rising edge and then loops until it hits the 5<sup>th</sup> edge after.
- Then we have the assert command to exit the simulator.






## **Changing the Wave Window Radix**

The data is in binary, lets change to hex, highlight the signals, and right click and change to hex, then save the wave.do file (Save Format), so they will be hex from now on







### More Testbench procedures

Lets now add some more procedures to do some shifting in of data and control the clock enable.

```
-- procdure to test shifting with the enable
procedure p shift is
begin
 wait for 50 ns; -- good idea to drive the signals off of the rising edge, so wait 1/2 clock
 en <= '1'; -- need to enable the shift register
 data in <= x"11";
 wait for (100 ns); -- basically advante the simulator 100 ns
 data in \ll x"22";
                                         Shift in some data, hex '11' and hex '22'
 wait for (100 ns);
 en <= '0'; -- turn off the emable
 end p shift;
-- procedure to test shifting with no enable, shift should not occur
procedure p no shift is
begin
 wait for 50 ns; -- good idea to drive the signals off of the rising edge, so wait 1/2 clock
 en <= '0'; -- keep the enable off to make sure the data is not shifted through
 data in <= x"33";
 wait for (100 ns); -- basically advance the simulator 100 ns
 data in \ll x"44";
                             Make sure that when en is low, the data is not shifted in
 wait for (100 ns);
 end p no shift;
 <del>-- procedure to shift everythi</del>ng out and shift in O's
procedure p shift all out is
    wait for 50 ns; -- move simulation to the falling edge clock to keep off of rising edge
    en <= '1'; -- enable the shift register
    data in <= x"00"; -- shift in 0's
    p sync app(20); -- wait 20 clock cycles
                                                We need to run through some clocks to shift the data out
end p shift all out;
                                                It is 16 deep shift register...
```



## Calling the Procedures in Testbench

Now add the procedure calls to the process

```
begin -- begin our stimulus process
  -- call p stable once to get all your signals set at time 0
  p stable;
  -- this will sync to the clock rising edge and then run 5 clock cycles before continuing
  p sync app(5);
  -- drive our data in for shifting
  p shift; -- one line in are process will peform all the procesing in the p shift procedure
  -- sync up to the rising edge
  p sync app(0);
  -- test no enable
  p no shift;
  -- sync up to the rising edge and then another 2 rising edges
  p sync app(2);
                            Call our new procedures, shift in the data, test the no shift, and then
  -- shift everthing out
  p shift all out;
                            Shift the data out...
  -- assert statements can control simuation, the default in modelsim is that severity failure
  -- will stop the simulation, this is a handy way to stop the simulation at the end of all your
  -- stimulus, this allows you to do a 'run -all' instead of a certain duration like 'run -10 us'
  assert false report "---- Not a Failure it is the END OF SIMULATION -----"
   severity failure;
```



## Re-running the Simulation

- We are now ready to re-run the simulation with out testbench changes, again we have our "run.do" script, recall we need to restart the simulator with "restart —f"
- If you look at the lower left portion of the simulator, you can see the Now: value, this is the current time of the simulator, when you do the restart –f, you will see it clear back to 0 ns.
  If you look at the lower left portion of the simulator, you have seen to be a look to 0 ns.

```
VSIM(paused)>

Now: 3,450 ns Delta: 0

VSIM(paused)> restart -f

VSIM(paused)>

Now: 0 ns Delta: 0
```


- Run the script
  - do run.do

```
VSIM(paused)> restart -f
VSIM(paused)> do run.do
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
```



#### **Simulation Results**

 Results of the simulation, you can see the results of calling the various procedures





## Adding in Self Checking into testbench

- For self checking we will be adding:
  - A package to help convert std\_logic\_types for writing
  - Shared variables to allow passing of expected values
  - Signal to invoke the self check
  - Another process to perform the self check
  - Modifying current procedures to start the self check



## **Additional library Statements**

 Added Library Statements and the image\_pkg to the testbench file to help with converting std\_logic\_vectors to strings

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- the following is added to support writing with write/writeline

USE ieee.std_logic_textio.all;
USE std.textio.all;
-- package to help in using textio
USE work.image_pkg.all; -- compile

-- top level entity, no sesitivity list, can add generics that can be
-- passed in at simulation time
```



# Additional Signal and Variable for Self-Checking

- Boolean added for invoking the checking process
- A Shared Variable, essentially a global variable, that can be passed throughout the design, not just within a process like a standard variable

```
| SIGNAL data_out : STD_LOGIC_VECTOR(7 DOWNTO 0);
| SIGNAL en : STD_LOGIC;
| SIGNAL Inputclk : STD_LOGIC := '0'; -- give the clock a default value
| SIGNAL sclr : STD_LOGIC;
| -- signals/variable used for self checking
| -- boolean to invoke a self check
| SIGNAL b_check : boolean := false;
| -- essentially a global variable used to pass expected values are SHARED VARIABLE sv_check_value : std_logic_vector(7 downto 0);
| -- this is the actual fpga design component declaration
```



## **Example VHDL Testbench**

 Added the setting of the shared variable and the boolean to the procedures

```
-- procdure to test shifting with the enable
procedure p_shift is
  wait for 50 ns; -- good idea to drive the signals off of the rising edge, so wait 1/2 clock
  en <= '1'; -- need to enable the shift register
  data in \leftarrow x"11";
  wait for (100 ns); -- basically advance the simulator 100 ns
 data in \leftarrow x"22":
                                                  Set the shared variable, and set the boolean to true to
 sv check value := X"22"; -- expected value
 b check <= true;
                           -- enable a check
                                                  Invoke the test, the check process will use the shared
  wait for (100 ns);
 en <= '0': -- turn off the emable
                                                  variable
 b check <= false;
end p shift;
-- procedure to test shifting with no enable, shift should not occur
procedure p no shift is
  wait for 50 ns; -- good idea to drive the signals off of the rising edge, so wait 1/2 clock
  en <= '0'; -- keep the enable off to make sure the data is not shifted through
  data in <= x"33";
 wait for (100 ns); -- basically advance the simulator 100 ns
  data in \ll x"44";
                                                   Set the shared variable, and set the boolean to true to
  sv check value := X"44"; -- expected value
 b check <= true;
                          -- enable a check
                                                   Invoke the test, the check process will use the shared
  wait for (100 ns);
 b check <= false;</pre>
                                                  variable
end p no shift;
```



## Testbench Monitor Process – Additions to the testbench file

```
monitor for performing a check on
                                       Monitor process, sensitive to b_check, need variable for outputting strings
generic monitor : process (b check)
variable 1:line;
                                        Is checking enabed, if so, does the data_out match the expected value?
  if b check = true then
  if data out /= sv check value then
    assert false
       report "data out is NOT correct"
                                           Can use assert statements to report problems
     severity warning;
                                            if you want the simulation to stop
     severity failure;
     writeline(output, l);
                                         -- prints a blank line, since 🗋 is blank
     write(1, string)("**
     writeline (output, 1);
     write(1, string'("*****
                                FAILURE FAILURE FAILURE FAILURE
     writeline (output, 1);
                                                                           The write and writeline write values out
     write(1, string'("***
                                                                           the modelsim console window, needs
     writeline (output, 1);
     write(1, string)
                                                                           the textio packages and the image
                      Now is the current simulation time
     write(1, now);
     write(1, string'(", the data did NOT match!"))
      writeline (output, 1);
      -- use the image package so that we can convert std logic vector
      -- to a string for writing out
                                                                          Sending the check value and data_out
     write(1, string'("Expected binary value:" & image(sv_check_value));
                                                                          value to the image function to convert to
     writeline (output, 1);
                                                                          a string
     write(1, string'(" Actual binary value: " & (image(data out)));
     writeline(output,1);
                                         -- print some blank lines for be
     writeline (output, 1);
     writeline (output, 1);
                 -- data out is correct
   assert false -- data is correct
                                           The data matched, just using assert to report this
     report "data out is correct"
   severity warning;
  end if:
                 -- data out check
 end if:
                 -- b check
end process generic monitor;
```

© 2010 Altera Corporation—Public

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.



## Image Package: image\_pb.vhd

- The image\_pkg package is used to convert various types to strings for using write/writeline.
- The package contains an overloaded function called image, you can send in different types, and a string is returned.

```
□package Image Pkg is

function Image(In_Image : Time) return String;
function Image(In_Image : Bit) return String;
function Image(In_Image : Bit_Vector) return String;
function Image(In_Image : Integer) return String;
function Image(In_Image : Real) return String;
function Image(In_Image : Std_uLogic) return String;
function Image(In_Image : Std_uLogic_Vector) return String;
function Image(In_Image : Std_Logic_Vector) return String;
function Image(In_Image : Std_Logic_Vector) return String;
function Image(In_Image : Signed) return String;
function Image(In_Image : UnSigned) return String;
```

- Need to compile the image\_pb.vhd file into library work, then add the vcom command to the run.do script
  - vcom -reportprogress 300 -work workC:/work/ref\_mat/test\_benches/vhdl\_testbench/simulation/modelsim/image\_pb.vhd
  - Add the above command before the testbench file compilation



#### New run.do file

- Below is the final run.do file, with relative paths added
- You can create multiple "\*.do" files to break up compilation, and running, etc
  - For a small design, recompiling source files is quick, this can become lengthy on larger designs, and thus time consuming

```
C:/work/ref_mat/test_benches/vhdl_testbench/simulation/modelsim/run.do

Ln#

1     vcom -reportprogress 300 -work work ../../shift_reg.vhd
2     vcom -reportprogress 300 -work work ../../example_vhdl.vhd
3     vcom -reportprogress 300 -work work ./image_pb.vhd
4     vcom -reportprogress 300 -work work ./example_vhdl.vht
5     vsim -novopt work.example_vhdl_vhd_tst
6     do wave.do
7     run -all
```



#### **Results of the Testbench Monitor Process**

 Results from running the run.do file "do run.do" from the modelsim command prompt

```
Monitor process was called
  monitor for performing a check on data
                                                                                                           twice with mismatched data.
generic monitor : process (b check)
                                                                                                           hence, two sets of failures
variable 1:line:
 if b check = true then
  if data out /= sv check value then
   assert false
       report "data out is NOT correct"
                                         -- not really needed just added for completeness
     severity warning;
                                         -- will not break out of simulation
     severity failure;
                                          -- if you want the simulation to stop
                                                                                                at time: 700 ns, the data did NOT match!
     writeline(output,1);
                                                                                               Expected binary value: 00100010
     write(1, string'("*****
                                                                                                 Actual binary value: 000000000
     writeline (output, 1);
     write(1, string'("*****
     writeline (output, 1);
                                                                                                  Warning: data out is NOT correct
     write(1, string)("***********
                                                                                                  Time: 1 us Iteration: 1 Instance: /example vhdl vhd tst
     writeline(output.1):
     write(1, string'("at time: "));
     write(1, now);
                                         -- now is the current simulation time
     write(1, string'(", the data did NO
     writeline (output, 1);
                                                                                               at time 1000 ns, the data did NOT match!
      -- use the image package so that we can convert std logic vector
                                                                                              # Expected binary value:01000100
                                                                                                Actual binary value:00000000
     write(1, string'("Expected binary value:" & image(sv check value)
     writeline(output,1);
                                                                                               ** Failure: ---- Not a Failure it is the END OF SIMULATION -----
     write(1, string'(" Actual binary value:" & (image(data out))) =
                                                                                                  Time: 3450 ns Iteration: 0 Process: /example vhdl vhd tst/stimulus
     writeline (output, 1);
                                         -- print some blank lines for better formatting
                                                                                             # Break in Process stimulus at C:/work/ref mat/test benches/vhdl testbencl
     writeline (output, 1);
                                                                                             # Simulation Breakpoint: Break in Process stimulus at C:/work/ref mat/tes
     writeline (output, 1);
                                                                                             # MACRO ./run.do PAUSED at line 7
                 -- data out is correct
   assert false -- data is correct
                                                                                              VSIM(paused)>
     report "data out is correct"
   severity warning;
                 -- data out check
  end if:
                                                                                                                     Modelsim Output
 end if:
                 -- b check
end process generic monitor;
                              Testbench File
```



© 2010 Altera Corporation—Public

#### Conclusion

- Simple way to create a testbench structure from Quartus
- Create one process and add procedures to perform the stimulus to the FPGA under test
- Built up a "do" file to easily iterate through design and test bench changes "run.do"
- Created a process to perform self checking of the results
- Wrote outputs to the modelsim console window
- There are many ways to perform tesbenches, this is one example

