



PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B DEVICES

Commercial in confidence - NDA required

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B DEVICES

Table of Contents

1	Revision List.....	3
2	Introduction.....	4
3	Key Notes	5
4	Block Types:	6
5	Module Information Definition.....	7
5.1	Configuration header	7
5.2	Module Information Block.....	7
5.3	Device Function Information Block.....	19
5.4	Supplier Information Block.....	20
5.5	Peripheral Information Block.....	20
5.6	Peripheral Configuration Block.....	21
5.7	Peripheral Configuration Units	23
5.8	Peripheral Delay Unit.....	24

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



1 REVISION LIST

Table 1: Revision List

Document Revision	Date	Description
0.1	18-11-2022	Updated for Plug and Play Rel 1.0.0
1.0	21-11-2022	Approved and Baselined for PnP 1.0.0
1.1	23-06-2023	Updated for Plug and Play Rel 1.1.0
2.0	09-06-2023	Approved and Baselined for PnP 1.1.0



PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

2 INTRODUCTION

This specification captures all the necessary fields required by the Plug and Play (PnP) software to configure A²B devices and their peripherals. Device manufactures shall provide an I2C EEPROM on each device node which should store the Plug and Play content exactly as defined in rest of the document. A²B plugin for SigmaStudio+ provides a simple way to write PnP content to A²B devices. Vendors may choose to use SigmaStudio+ tool or any other method to write the Module Information to EEPROM. Refer to AE_65_A2B-SSPlus_PnP_QuickStartGuide.pdf for more information.

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



3 KEY NOTES

- This specification is in progress, and it may change until the released version is published.
- This document assumes that each device has an EEPROM corresponding to A2B transceiver which can be used for Plug and Play feature.
- There is a provision to define primary and secondary functions for the device. Only one function can be made active at a time. Only primary functionality is defined in the document. Secondary functionality is reserved for future updates.
- EEPROM Requirements:
 - Required I2C address range - 0x50 through 0x54.
 - Size: 2KB is required for Device Configuration storage. Since peripheral configuration data size is variable, minimum EEPROM size cannot be deterministic. Recommendation is to keep 256KB EEPROM.
 - Address width: 2Bytes
 - Recommended EEPROM part: M24512-RMN6TP
- CRC calculation is done using CRC-8 algorithm.

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

4 BLOCK TYPES:

Block types identify the type of information provided in different blocks of Module Information. They are defined as below -

Block Type	Details	ID	Size (Bytes)
Peripheral Configuration unit	Write Configuration unit	1	<i>variable size (dependent on payload size)</i>
Peripheral Delay unit	Delay unit	2	3
Module Information Block	Contains all the information required to configure the Device	3	variable size (will be fixed in future)
Peripheral Information Block	Array of pointers to all peripheral configuration blocks	4	<i>variable size (dependent on how many peripheral configuration blocks are available)</i>
Peripheral Configuration Block	Contains information about peripherals	5	<i>variable size (will be fixed in future)</i>
Branched A2B Node Configuration Block	Other A2B node connected as I2C/SPI peripheral (A2B Branch use case)	6	<i>variable size (will be fixed in future)</i>
Device Function Information Block	Vendor Specific Information about function on Devices	7	<i>variable size (dependent on payload size)</i>
Supplier Information Block	Vendor Specific Information about Device	8	<i>variable size (dependent on payload size)</i>
Signature Authentication Block	Signature Authentication	9	TBD

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



5 MODULE INFORMATION DEFINITION

5.1 CONFIGURATION HEADER

Configuration header is the header of Module Information which is uniquely identified by "0xAA". It stores basic information about the A2B transceiver used in the device. Header size is fixed as 16 bytes.

Address	Contents and Default Value	Size (in bytes)	Comments
0x0000	0xAA	1	Indicates start of Module Information data
0x0001	Module Vendor ID	2	Vendor ID
0x0003	Module Product ID	2	Product ID
0x0005	Module Version ID	2	Version ID
0x0007	Reserved	2	
0x0009	SW Version	4	Software Version used to write the EEPROM
0x000D	Primary Function Header address	4	0x0020 (fixed for Primary function)
0x0011	Secondary Function Header address	4	variable address for secondary function
0x0015	Reserved	10	
0x001F	Header CRC	1	CRC-8 algorithm

5.2 MODULE INFORMATION BLOCK

Module Information block defines all the configuration parameters to configure the A2B transceiver on the Device. Note: Size of this block is not defined yet as more parameters can be added during the development phase.

Address	Contents and Default Value	Size (bytes)	Comments
0x0020	Block Type (MSBs) Payload Bytes	1	Block Type = 0x03

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments						
0x0021	Payload Bytes (LSBs)	1	Payload size						
0x0022	Reserved	1							
0x0023	Power Configuration	1	<u>Information about Standard/High power and Local/Bus power</u> Bits 7:4: 0: - CFG 0 (Standard powered) - <u>Not supported</u> 4: - CFG 4 (High powered) Bit 0: 0 - Bus powered 1 - Local powered						
0x0024	Max Power Consumption	2	Maximum power that can be consumed by device						
0x0026	Min Power Consumption	2	Minimum power required by the device for basic operations						
0x0028	B-Side-Cable Type	1	0 - XLR [default value] 1 - RJ45 2 - UTP 3-FF : Reserved						
0x0029	Max Current Consumption	2	Maximum current that can be consumed by this device						
0x002B	Device Name	60	Name string						
0x0067	Generic Device Type	4	Device ID: It stores the device type. Each bit represent a capability of the device. <table><tr><th>ID</th><th>Device Type</th></tr><tr><td>Bit 0</td><td>PDM MIC (Digital)</td></tr><tr><td>Bit 1</td><td>MIC (Analog)</td></tr></table>	ID	Device Type	Bit 0	PDM MIC (Digital)	Bit 1	MIC (Analog)
ID	Device Type								
Bit 0	PDM MIC (Digital)								
Bit 1	MIC (Analog)								

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments	
			ID	Device Type
			Bit 2	Audio OUT
			Bit 3	Audio IN
			Bit 4	MIDI Device
			Bit 5	Sensor
			Bit 6	
			Bit 7	
			Bit 8	
			Bit 9	
			Bit 10	
				TBD
			For example, if Bit 0 and Bit 2 are set, device has a capability of both PDM MIC and Audio OUT	
0x006B	Reserved	1	[Default value: 0]	
0x006C	Default Cable length	2	Cable length provided by the Vendor [will be relooked to add multiple default options]	
0x006E	Peripheral Information Block Address	4	Peripheral Information Block Address (hardcoded to 0x00000500 for primary function)	
0x0072	Reserved	4	[Default value: 0]	
0x0076	Device Information Block Address	4	Custom Device Information Block Address (hardcoded to 0x00000300). Total size 0x100 bytes	

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments																		
0x007A	Number of Peripheral Configuration Blocks	1	Total number of Peripheral configuration blocks.																		
0x007B	Reserved	2	[Default value: 0]																		
0x007D	Minimum Downstream slot size	1	<table><tr><th>Value</th><th>No. of bits</th></tr><tr><td>0</td><td>8</td></tr><tr><td>1</td><td>12</td></tr><tr><td>2</td><td>16</td></tr><tr><td>3</td><td>20</td></tr><tr><td>4</td><td>24</td></tr><tr><td>5</td><td>28</td></tr><tr><td>6</td><td>32</td></tr><tr><td>7</td><td>No Preference (for main node)</td></tr></table>	Value	No. of bits	0	8	1	12	2	16	3	20	4	24	5	28	6	32	7	No Preference (for main node)
Value	No. of bits																				
0	8																				
1	12																				
2	16																				
3	20																				
4	24																				
5	28																				
6	32																				
7	No Preference (for main node)																				
0x007E	Minimum Upstream slot size	1	<table><tr><th>Value</th><th>No. of bits</th></tr><tr><td>0</td><td>8</td></tr><tr><td>1</td><td>12</td></tr><tr><td>2</td><td>16</td></tr><tr><td>3</td><td>20</td></tr><tr><td>4</td><td>24</td></tr></table>	Value	No. of bits	0	8	1	12	2	16	3	20	4	24						
Value	No. of bits																				
0	8																				
1	12																				
2	16																				
3	20																				
4	24																				

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments	
			Value	No. of bits
			5	28
			6	32
			7	No Preference (for main node)
0x007F	I2C Configuration - I2CCFG	1	<u>Information about I2C interface data rate</u> Bit3:- Fast mode Plus clock rate 1 - 1 MHz clock rate on the I2C bus Bit0:- I2C Data rate 0 - 100kHz 1 - 400kHz	
0x0080	SPI Configuration- SPICFG	1	<u>Information on requirement of clock polarity, phase, slave select and clock stretching of SPI interface.</u> Bit 7:6:- SPI Full Duplex Slave select 0 - Use SPISS0n(ADR1) and command bytes for full duplex transaction 1 - Use SPISS1n(SIO2) and no command byte for full duplex transaction 2 - Use SPISS2n(ADR2) and no command bytes for full duplex transaction Bit 5:- Full duplex Clock stretching Enable Bit 4:- SPI clock Polarity Bit 3:- SPI clock Phase (SPI DT and other features yet to be added - covered in the later part of definition)	
0x0081	SPI Configuration - SPICKDIV	1	<u>Information on requirement of frequency of SPI</u> Bits 5:0:- SPI Clock Divide Value 3 - SPI Master SCK period is bit time times 4 (nominally 12.288MHz)	

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (byte s)	Comments
			4 - SPI Master SCK period is bit time times 5 (nominally 9.8304MHz) 63 - SPI Master SCK period is bit time times 64 (nominally 0.768MHz) (SPI DT and other features yet to be added - covered in the later part of definition)
0x0082	SPI PINCFG	1	<u>Information on SPI Pin Configuration</u> Bit 6:- SPI Master Slave Select 2 Enable Bit 5:- SPI Master Slave Select 1 Enable. Bit 4:- SPI Master Slave Select 0 Enable Bit 3:- SPI GPIO Enable Bit 2:0:- SPI GPIO Select (GPIO used for SPIBUSY)
0x0083	I2S Configuration - I2SCFG	1	<u>Information about sampling edge of RX and TX signals</u> Bit7:- RX BCLK Invert 0 - RX signals are sampled on rising edge of BCLK 1 - RX signals are sampled on falling edge of BCLK Bits 6:4:- I2S/TDM RX Enable 0 - No RX Pins enabled 1 - 1 RX pins enabled 2 - 2 RX pins enabled 3 - 3 RX pins enabled 4 - 4 RX pins enabled Bit3:- TX BCLK Invert 0 - TX and SYNC pin change on the rising edge of BCLK 1 - TX and SYNC pin change on the falling edge of BCLK Bits 2:0:- I2S/TDM TX Enable 0 - No TX Pins enabled 1 - 1 TX pins enabled 2 - 2 TX pins enabled 3 - 3 TX pins enabled

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
			4 - 4 TX pins enabled
0x0084	I2S Configuration - I2SGCFG	1	Information related to I2S operation of all peripherals Bit 7: Invert Sync 0 - Rising edge of SYNC pin (LRCLK) at start of audio frame 1 - Falling edge of SYNC pin (LRCLK) at start of audio frame Bit 6: Early Sync 0 - Change SYNC pin in same cycle as MSB of data slot 0 1 - Change SYNC pin in previous cycle Bit 5: Alternating Sync 0 - Pulse mode, SYNC Pin High for 1 cycle 1 - 50 % duty cycle, Bit 4: TDM Channel size 0 - 32 bits 1 - 16 bits Bit 3: Disable SYNC PIN Bits 2:0: TDM Mode 0 - TDM2 1 - TDM4 2 - TDM8 3 - Reserved 4 - TDM16 5 - Reserved 6 - Reserved 7 - TDM32 (A2B 2.0 has 2 I2S/TDM ports we may need one more I2SGCFG_1 field)
0x0085	I2S Configuration - I2SRATE and Standard operating frequency	1	Operating I2SRATE of the board Bit 7: Standard Frequency 0 - 48kHz

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments
			1 - Reserved Bits 6:0: I2S rate select 0 - SF 1 - SF / 2 2 - SF / 4 5 - SF * 2 6 - SF * 4 (TBD)
0x0086	PDM Configuration - PDMCTL	1	<u>Information required for PDM operation</u> Bit4:- High pass Filter Enable 0 - Disabled 1 - Enabled Bit3: PDM1 Channels - PDM signal on SIO1 pin is mono or stereo 0 - Mono 1 - Stereo Bit2: PDM1 Enable 0 - Disabled 1 - Enabled Bit1: PDM0 channels 0 - Mono 1 - Stereo Bit0: PDM0 Enable 0 - Disabled 1 - Enabled
0x0087	PDM Configuration - PDMCTL2	1	<u>Information required for handling PDM clock and data signals differently to accommodate various PDM configuration</u> Bits 7:6: High pass Filter Cutoff 0 - HPF Corner frequency is 1 Hz 1 - HPF Corner frequency is 60 Hz

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
			2 - HPF Corner frequency is 120 Hz 3 - HPF Corner frequency is 240 Hz Bit 5: Inverted Alternate PDM Clock Enable 1 - Inverted version of PDMCLK on IO7 is driven on BCLK pin Bit 4: PDM alternate clock enable. 1 - This allows the BCLK frequency of slave to be set from I2S TDM configuration even when PDM functions are enabled. For Master this allows PDM clock to be a different frequency than the input BCLK. Bit 3: PDM1 Falling Edge first enable. 0 - SIO1 is sampled rising edge first 1 - SIO1 is sampled falling edge first Bit 2: PDM0 falling edge first enable 0 - SIO0 is sampled rising edge first 1 - SIO0 is sampled falling edge first
0x0088	CLKOUT1 Configuration	1	<u>ADR1 pin configuration as CLOCKOUT1</u> Bit7: CLOCKOUT1 Enable 0 - Disabled 1 - Enabled Bit6: Invert Enable - 180 degree out of phase 0 - Disabled 1 - Enabled Bit5: Pre-Divide Value Select 0 - Pre-Divide is 2 1 - Pre-Divide is 32 Bits 3:0: Divide value select(CLK1DIV) Selects a Divisor between 2 and 32 that is applied to the pre-divided clock before going to the pin. The divide ratio is $2^{*(CLK1DIV + 1)}$
0x0089	CLKOUT2 Configuration	1	<u>ADR2 pin configuration as CLOCKOUT2</u> Same as CLKOUT1

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments																
0x008A	Default GPIO Configuration - GPIOOEN	1	<u>Information on GPIO pins configured as output</u> Each bit represents corresponding IO pin. <table><tr><th>IO7</th><th>IO6</th><th>IO5</th><th>IO4</th><th>IO3</th><th>IO2</th><th>IO1</th><th>IO0</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table> Example: 0b00010101 - IO0, IO2,IO4 operates as output	IO7	IO6	IO5	IO4	IO3	IO2	IO1	IO0	0	0	0	1	0	1	0	1
IO7	IO6	IO5	IO4	IO3	IO2	IO1	IO0												
0	0	0	1	0	1	0	1												
0x008B	Default GPIO Configuration - GPIOIEN	1	<u>Information on GPIO pins configured as input</u> Each bit represents corresponding IO pin.																
0x008C	Default PIN Configuration - PINTEN	1	<u>Information on GPIO pins that should generate interrupt</u> Each bit applies to corresponding input pin.																
0x008D	Default PIN Configuration - PINTINV	1	<u>Information on pin input inversion in the path of interrupt generation.</u> Each bit applies to corresponding input pin.																
0x008E	Default PIN Configuration - PINCFG	1	<u>Information on various digital pin characteristics</u> Bits 7:6: GPIO Mode Select 0 - GPIO on SPI Pins 2 - GPIO on I2C, IO0 on SIO0 3 - GPIO on I2C, IO0 on SIO4 Bit 5: Three State IRQ Enable. 0 - IRQ pin is actively driven 1 - IRQ pin is driven when the interrupt is active and three state when inactive Bit 4: Invert IRQ enable 0 - IRQ pin is active high 1 - IRQ pin is active low Bit 0: Digital Pin Drive Strength 0 - Low drive Strength 1 - High Drive Strength																

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
0x008F	Default GPIO Configuration - GPIODAT	1	<u>State of digital output pin whether to be driven high or low.</u>
0x0090	SPI Data Tunnel Required	1	0 - No [Default Value] 1 - Yes
0x0091	Range of required SPI Data Tunnel Downstream Slots	2	Byte 0: Minimum Byte 1: Maximum
0x0093	Range of required SPI Data Tunnel Upstream Slots	2	Byte 0: Minimum Byte 1: Maximum
0x0095	Number of Branches	1	Number of branches available 0-4
0x0096	Local Micro Available	1	0 - No [Default Value] 1 - Yes
0x0097	Local Micro mode of Communication	1	0 - Mailbox [Default Value] 1 - Others
0x0098	Local Micro responsible for Peripheral Configuration	1	0 - No [Default Value] 1 - Yes
0x0099	Supplier Information Block Address	4	Information provided by Supplier, decoded by application (hardcoded to 0x00000400)
0x009D	Reserved	99	[Default value: 0]
0x0100	Number of Tx Channel Group	1	Maximum Groups - 15
	Tx Channel Group ID	1	Tx Group ID
	Tx Channel Group Name	32	Tx Group Name

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments
	Tx Channel Group bit mapping	4	each bit represent one channel (total 32 channels)
	Tx Channel Group ID	1	Tx Group ID
	Tx Channel Group Name	32	Tx Group ID
	Tx Channel Group bit mapping	4	each bit represent one channel (total 32 channels)
	Tx Channel Group ID	1	Tx Group ID
	Tx Channel Group N Name	32	Tx Group ID N
	Tx Channel Group N bit mapping	4	each bit represent one channel (total 32 channels)
	Number of Rx Channel Group	1	Maximum Groups - 15
	Rx Channel Group ID	1	Tx Group ID
	Rx Channel Group Name	32	Tx Group ID
	Rx Channel Group bit mapping	4	each bit represent one channel (total 32 channels)
	Rx Channel Group ID	1	Tx Group ID
	Rx Channel Group Name	32	Tx Group ID
	Rx Channel Group bit mapping	4	each bit represent one channel (total 32 channels)
	Rx Channel Group ID	1	Tx Group ID
	Rx Channel Group N Name	32	Tx Group ID N
	Rx Channel Group N bit mapping	4	each bit represent one channel (total 32 channels)

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
	Reserved	(TBD)	
	CRC	1	CRC-8 algorithm

5.3 DEVICE FUNCTION INFORMATION BLOCK

This block contains information of all the functions available on Device. The order of Function information block follows the order of Device Type in the "Generic Device Type" field (starting with Bit 0)

Address	Contents and Default Value	Size (bytes)	Comments
0x0300 [fixed address]	Block Type (MSBs) Payload Bytes	1	Block Type = 0x07
	Payload Bytes (LSBs)	1	
	Reserved	1	
	Number of Functions	2	
	First function length	2	
	First function Address	2	
	Second function length	2	
	Second function Address	2	
	N th function length	2	
	N th function Address	2	
	First Function Information	First function length	
	Second Function Information	Second function length	

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments
	N th Function Information	N th function length	

5.4 SUPPLIER INFORMATION BLOCK

ADDRESS: 0x0400

Address	Contents	Bytes	Definition
0x0400	Block Type (MSBs) Payload Bytes	1	Block Type = 0x08
	Payload Bytes (LSBs)	1	
	Reserved	1	
	Vendor ID	8	A field that identifies the vendor. This field helps in determining compatibility and enables vendor-specific features.
	Reserved	32	Future Use
	Variable Vendor Data	-	Any data vendor wants to store apart from above. This has a variable length.

5.5 PERIPHERAL INFORMATION BLOCK

Peripheral information block provides EEPROM addresses to access the required configurations for each peripheral. Block size is variable.

Address	Contents and Default Value	Size (bytes)	Comments
0x0800 [fixed address]	Block Type (MSBs) Payload Bytes	1	Block Type = 0x04
	Payload Bytes (LSBs)	1	

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
	Reserved	1	
	Peripheral Configuration Block 0 Address	(Address width of EEPROM: 4)	ex: 0x0410 as shown in next block
	Peripheral Configuration Block 1 Address	(Address width of EEPROM: 4)	
	Peripheral Configuration Block 2 Address	(Address width of EEPROM: 4)	
	...		
	CRC	1	CRC-8 algorithm

5.6 PERIPHERAL CONFIGURATION BLOCK

Peripheral Configuration block contains required information to configure the Peripherals available on the device. This block starts just after Peripheral information block

Address	Contents and Default Value	Size (bytes)	Comments								
NA	Block Type Payload Bytes (MSBs)	1	Block Type = 0x05								
	Payload Bytes (LSBs)	1	Payload length								
	Reserved	1									
	Peripheral Interface Type	1	<table><tr><th>ID</th><th>Interface</th></tr><tr><td>0</td><td>I2C</td></tr><tr><td>1</td><td>SPI</td></tr><tr><td>2-FE</td><td>Reserved</td></tr></table>	ID	Interface	0	I2C	1	SPI	2-FE	Reserved
ID	Interface										
0	I2C										
1	SPI										
2-FE	Reserved										

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Address	Contents and Default Value	Size (bytes)	Comments																
			<table><tr><th>ID</th><th>Interface</th></tr><tr><td>FF</td><td>Non-programmable</td></tr></table>	ID	Interface	FF	Non-programmable												
ID	Interface																		
FF	Non-programmable																		
	Peripheral Name	64	Name of the peripheral connected.																
	SPI SSEL/I2C Address	1	SPI Slave Select or I2C address.																
	TX Group IDs bit mapping	2	Maximum 16 groups																
	RX Group IDs bit mapping	2	Maximum 16 groups																
	RX Interface	2	Bits7:5 Number of RX pins of A2B which are connected to this peripheral (Maximum 4) Bits4:0 Indicates the corresponding SIO pins of A2B this peripheral is connected <table><tr><td></td><td></td><td></td><td>SIO4</td><td>SIO3</td><td>SIO2</td><td>SIO1</td><td>SIO0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table> example:- 0b001 00010 number of RX pins of A2B this peripheral connects to is 1 , It is connected to SIO1 Bits15:8 - Reserved				SIO4	SIO3	SIO2	SIO1	SIO0	0	0	1	0	0	0	1	0
			SIO4	SIO3	SIO2	SIO1	SIO0												
0	0	1	0	0	0	1	0												
	Tx interface	2	Bits7:5 Number of TX pins of A2B which are connected to this peripheral (Maximum 4) Bits4:0 Indicates the corresponding SIO pins of A2B this peripheral is connected to <table><tr><td></td><td></td><td></td><td>SIO4</td><td>SIO3</td><td>SIO2</td><td>SIO1</td><td>SIO0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table> example: 0b010 11000				SIO4	SIO3	SIO2	SIO1	SIO0	0	1	0	1	1	0	0	0
			SIO4	SIO3	SIO2	SIO1	SIO0												
0	1	0	1	1	0	0	0												

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B



Address	Contents and Default Value	Size (bytes)	Comments
			number of TX pins of A2B this peripheral connects to is 2, It is connected to SIO4, SIO3 Bits15:8- Reserved
	Address width	1	Address width of the Register/Memory read and write of the connected peripheral
	Data width	1	Data width of the Register/Memory read and write of the connected peripheral
	Command Width	1	Width of command (can be assumed as 1 always)
	Number of peripheral configuration units	2	Configuration units that need to be sequentially written to peripherals - Memory writes, register writes. delay etc.
	CRC	1	CRC-8 algorithm

5.7 PERIPHERAL CONFIGURATION UNITS

Peripheral configuration units are appended right after the Peripheral configuration block. Each peripheral configuration is divided into sequential units of register/memory write to peripheral to configure it as defined by vendors. Block size is variable

Contents and default Value	Size (Bytes)	Comments
Block Type Payload Bytes (MSBs)	1	Block Type = 0x01
Payload Bytes (LSBs)	1	Payload length
Reserved	1	Will be used to extend the payload size in future
Command	Command Width	
Address	Address Width	Part of Payload
Data	variable	Part of Payload

PLUG AND PLAY CONTENT (MODULE INFORMATION) SPECIFICATION FOR A2B

Contents and default Value	Size (Bytes)	Comments
CRC	1	CRC-8 algorithm

5.8 PERIPHERAL DELAY UNIT

Delay unit is part of the peripheral configuration and is used when there is a delay required between two register/memory write in the peripheral.

Contents and default Value	Size (Bytes)	Comments
Block Type Delay (MSBs)	1	Block Type = 0x02
Delay (LSBs)	1	Delay
CRC	1	CRC-8 algorithm