

# CSU22022 Computer Architecture I

## Fourteenth Lecture - Function Unit

---

Michael Manzke

2023-2024


Trinity College Dublin

$$G = A + Y + C_{in}$$

$S_1$	$S_0$	$Y$	$C_{in} = 0$	$C_{in} = 1$
0	0	<i>all 0's</i>	$G = A$	$G = A + 1$
0	1	$B$	$G = A + B$	$G = A + B + 1$
1	0	$\overline{B}$	$G = A + \overline{B}$	$G = A + \overline{B} + 1$
1	1	<i>all 1's</i>	$G = A - 1$	$G = A$

**Table 1:** The arithmetic micro-ops can be implemented using the carry-in  $C_{in}$  and two select inputs  $S_1, S_0$ , which condition the B input to deliver Y to the full-adder computing:  $G = A + Y + C_{in}$

# Arithmetic Circuit




**Figure 1:** The signals  $S_1$ ,  $S_0$ ,  $C_{in}$  determine the arithmetic micro-ops according to Table 1

# Karnaugh Map $Y_i = S_0 B_i + S_1 \overline{B_i}$

$S_1$	$S_0$	$B_i$	$Y_i$	
0	0	0	0	$all\ 0's$
0	0	1	0	
0	1	0	0	$B$
0	1	1	1	
1	0	0	1	$\overline{B}$
1	0	1	0	
1	1	0	1	$all\ 1's$
1	1	1	1	


		$S_1 S_0$			
		00	01	11	10
$B_i$	0	0	0	1	1
	1	0	1	1	0

## One Bit Slice $Y_i = S_0 B_i + S_1 \overline{B_i}$



**Figure 2:** Thus a 2:1 MUX controlled by  $B_i$  can efficiently generates  $Y_i$


# One Bit Slice Blogic



**Figure 3:** This logic implements the 2:1 MUX




# 8-bit Ripple Carry Adder




**Figure 5:** This example show 8 instantiations of the Full-Adder, but we need 32-bit.




## 4-Bit Arithmetic Circuit




# 32-Bit B-Logic



# 32-Bit Ripple Carry Adder




# 32-Bit Ripple Carry Adder



## 32-Bit Ripple Carry Adder


DP\_RippleCarryAdder32Bit\_XXXXXXX



$S_1$	$S_0$		
0	0	$G=A \wedge B$	AND
0	1	$G=A \vee B$	OR
1	0	$G=A \oplus B$	XOR
1	1	$G=\overline{A}$	NOT


**Table 2:** Also, the logic function are selected by input  $S_1$  and  $S_0$

## Logic Circuit Implemented with a 4:1 MUX



**Figure 6:** One bit slice of the logic unit


# DP\_SingleBit\_LogicCircuit\_XXXXXXXX



**Figure 7:** One bit slice of the logic unit




# 8-bit Logic Unit




**Figure 8:** This example show 8 instantiations of the one bit logic unit slice, but we need 32-bit.

# Logic Circuit Implementation with a 4:1 MUX



We next use an additional 2:1 MUX controlled by  $S_2$  to select either the arithmetic output bit or the logic output bit as shown on the next slide.


# One Bit slice ALU



## ALU Operations

$S_2$	$S_1$	$S_0$	$C_{in}$		
0	0	0	0	$G=A$	TRANSFER
0	0	0	1	$G=A+1$	INCREMENT
0	0	1	0	$G=A+B$	ADD
0	0	1	1	$G=A+B+1$	ADD WITH C
0	1	0	0	$G=A\bar{B}$	A plus 1's COMPLEMENT
0	1	0	1	$G=A\bar{B}+1$	SUBTRACT
0	1	1	0	$G=A-1$	DECREMENT
0	1	1	1	$G=A$	TRANSFER
1	0	0	-	$G=A\wedge B$	AND
1	0	1	-	$G=A\vee B$	OR
1	1	0	-	$G=A\oplus B$	XOR
1	1	1	-	$G=\bar{A}$	NOT

## 4-Bit SR/SL Shifter Unit




**Figure 9:** For speed of execution the shifter unit is always implemented as a combinational circuit based on a MUX.

## SR/SL Shifter Operations

$S_2$	$S_1$	
0	0	$F=B$
0	1	$F=srB$
1	0	$F=slB$

## 32-Bit SR/SL Shifter Unit (Including C-Flag)





# Functional Unit VHDL Schematic

