CSU22022 Computer Architecture I

Fifth Lecture

Michael Manzke 2023-2024

Trinity College Dublin

2-to-1-Line Multiplexer




Figure 1: 2-to-1-Line Multiplexer Schematic

S	Y
0	I ₀
1	I_1


Table 1: 2-to-1-Line Multiplexer Truth Table


2-to-1-Line Multiplexer VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mux_2_to_1 is
      Port (IO, I1, S : in STD_LOGIC;
5
            Y : out STD_LOGIC);
6
7 end Mux 2 to 1:
8
9 architecture Behavioral of Mux 2 to 1 is
10
       signal S_not, and0, and1 : std_logic;
11
  begin
      S_not <= not S after 3ns;</pre>
12
      and0 <= IO and S_not after 4ns;
13
      and1 <= I1 and S after 4ns:
14
      Y <= and0 or and1 after 2ns;
15
16 end Behavioral;
```


Listing 1: This code implements a 2-to-1-Line Multiplexer


2-to-1-Line Multiplexer - S = 0





2-to-1-Line Multiplexer - S = 1





8-to-1-Line Multiplexer

S_2	S_1	S ₀	Υ	
0	0	0	I ₀	
0	0	1	I_1	
0	1	0	l ₂	
0	1	1	L I 3	
1	0	0	I ₄	
1	0	1	I ₅	
1	1	0	I ₆	
1	1	1	I ₇	

Table 2: 8-to-1-Line Multiplexer Truth Table

8-input Logic OR Gate




Figure 2: A 8-input logic OR gate requires seven OR gates

3-input Logic OR gate Example

В	C	$Y = A \lor B \lor C$
0	0	0
0	1	1
1	0	1
1	1	1
0	0	1
0	1	1
1	0	1
1	1	1
	0 0 1 1	0 0 0 1 1 0 1 1 0 0 0 1 1 0

Table 3: 3-input Logic OR gate Truth Table

8-input Logic OR Gate VHDL Code

```
1 entity OR8inputs is
      Port ( or0, or1, or2, or3 : in STD_LOGIC;
2
            or4, or5, or6, or7 : in STD_LOGIC;
3
           Y : out STD_LOGIC);
4
5 end OR8inputs;
6 architecture Behavioral of OR8inputs is
      signal l1or0, l1or1, l1or2, l1or3 : std_logic;
7
      signal 12or0, 12or1 : std_logic;
8
9 begin
      l1or0 <= or0 or or1 after 8ns;
10
      lior1 <= or2 or or3 after 8ns:
11
      lior2 <= or4 or or5 after 8ns:
12
13
      lior3 <= or6 or or7 after 8ns:
      12or0 <= 11or0 or 11or1 after 8ns:
14
      12or1 <= 11or2 or 11or3 after 8ns:
15
      Y <= 12or0 or 12or1 after 8ns:
16
17 end Behavioral:
```

Listing 2: This code implements the 8-input logic OR gate

8-to-1-Line Multiplexer




Figure 3: 8-to-1-line multiplexer schematic

8-to-1-Line Multiplexer - OR Logic




Figure 4: 8-input logic OR gate

8-to-1-Line Multiplexer - AND Logic




Figure 5: Implements truth table 2

AND and **OR** Logic




Figure 6: 3-input AND gates

8-to-1-Line Multiplexer - VHDL Code - One

Listing 3: 8-to-1-Line Multiplexer entity

8-to-1-Line Multiplexer - VHDL Code - Two

```
1 architecture Behavioral of Mux 8 to 1 is
2
      signal S0_not, S1_not, S2_not : std_logic;
3
4
5
      signal and00, and01, and02, and03 :std_logic;
6
      signal and10, and11, and12, and13 :std_logic;
7
      signal and14, and15, and16, and17 :std_logic;
8
9
      signal and20, and21, and22, and23 :std_logic;
10
      signal and24, and25, and26, and27 :std_logic;
11
12
      signal l1or0, l1or1, l1or2, l1or3 : std_logic;
13
      signal 12or0, 12or1 : std_logic;
14
```

Listing 4: 8-to-1-Line Multiplexer signal

8-to-1-Line Multiplexer - VHDL Code - Three

```
begin
      S0_not <= not S(0) after 3ns;
2
      S1_not <= not S(1) after 3ns;
3
      S2_not <= not S(2) after 3ns;
4
5
      and00 <= S2_not and S1_not after 2ns;
6
      and10 <= and00 and S0_not after 2ns;
7
      and20 <= and10 and IO after 2ns:
8
9
      and11 <= and00 and S(0) after 2ns:
10
      and21 <= and11 and I1 after 2ns:
      and01 <= S2_not and S(1) after 2ns;
12
      and12 <= and01 and S0_not after 2ns;
13
      and22 <= and12 and I2 after 2ns:
14
      and13 <= and01 and S(0) after 2ns;
15
      and23 <= and13 and I3 after 2ns:
16
```

Listing 5: Concurrent Assignment Statements

8-to-1-Line Multiplexer - VHDL Code - Four

```
and02 <= S(2) and S1_not after 2ns;
1
      and14 <= and02 and S0_not after 2ns;
2
3
      and24 <= and14 and I4 after 2ns;
      and15 <= and02 and S(0) after 2ns;
4
      and25 <= and15 and I5 after 2ns:
5
6
      and03 \leq S(2) and S(1) after 2ns;
7
      and16 <= and03 and S0_not after 2ns;
8
g
      and26 <= and16 and I6 after 2ns;
10
      and17 <= and03 and S(0) after 2ns;
      and27 <= and17 and I7 after 2ns:
```

Listing 6: Concurrent Assignment Statements

8-to-1-Line Multiplexer - VHDL Code - Five

```
l1or0 <= and20 or and21 after 4ns:
1
      l1or1 <= and22 or and23 after 4ns;
      l1or2 <= and24 or and25 after 4ns:
3
      l1or3 <= and26 or and27 after 4ns;
4
5
      12or0 <= 11or0 or 11or1 after 4ns:
6
      12or1 <= 11or2 or 11or3 after 4ns:
7
8
g
      Y <= 12or0 or 12or1 after 4ns;
10
11 end Behavioral;
```

Listing 7: Concurrent Assignment Statements

8-to-1-Line Multiplexer Example




Figure 7: S = '110' selects I6 as input

Multiplexer to select Register in the Register File




Figure 8: SA,SB,TA and TB provide the address for the Multiplexer 20/20