CSU22022 Computer Architecture I

Sixth Lecture

Michael Manzke 2023-2024

Trinity College Dublin

Synchronous Sequential Logic




Figure 1: Block Diagram of Synchronous Sequential Logic

SR Latch




Figure 2: SR Latch Schematic

Latches are useful for asynchronous sequential circuits but not for synchronous sequential circuits.

SR Latch

	S	R	Q	Q'	Comment	Case
	0	0	0	0		А
Set	1	0	1	0		В
	0	0	1	0	after S=1, R=0	С
Reset	0	1	0	1		D
	0	0	0	1	after S=0, R=1	Е
	1	1	0	0	undefined state	F
	0	0	X	X	undefined state	G

Table 1: SR Latch Function Table

SR Latch




Figure 3: SR Latch Timing Diagram

Cases F and G lead to an undefined state.

SR Latch VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity SR_Latch is
      Port ( R, S : in STD_LOGIC;
5
             Q, Q_not : out STD_LOGIC);
6
7 end SR_Latch;
8
9 architecture Behavioral of SR_Latch is
10
      signal Q_t, Q_not_t : std_logic;
11
  begin
      Q_t <= R nor Q_not_t after 5ns;
12
13
      Q_not_t <= S nor Q_t after 5ns;
Q \le Q_t;
      Q_not <= Q_not_t;
15
16 end Behavioral;
```

Listing 1: signals Q_t and Q_n are needed because you cannot use an out port as input.

SR Latch Test Bench VHDL Code - One

```
1 entity SR_Latch_TB is
2 -- we don't need ports
3 end SR Latch TB:
4 architecture Simulation of SR_Latch_TB is
5
     -- Component Declaration for the Unit Under Test (UUT)
      COMPONENT SR_Latch
6
      Port ( R, S : in STD_LOGIC;
7
             Q, Q_not : out STD_LOGIC):
8
9
     END COMPONENT:
10
     -- Inputs Signals
     signal R_TB, S_TB : STD_LOGIC := '0';
11
     --Output Signal
12
     signal Q_TB, Q_not_TB : STD_LOGIC := '0';
13
     -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
14
     constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
15
      191D9ED";
```

Listing 2: SR Latch entity

SR Latch Test Bench VHDL Code - Two

Listing 3: Instantiate the Unit Under Test (UUT)

SR Latch Test Bench VHDL Code - Three

```
1
     stim_proc: process
      begin
2
          S_TB \leftarrow '0'; R_TB \leftarrow '0'; -- case A
3
          wait for 60 ns:
4
          S_TB \leftarrow '1'; R_TB \leftarrow '0'; -- case B
5
          wait for 60 ns:
6
          S_TB \leftarrow '0'; R_TB \leftarrow '0'; -- case C
7
          wait for 60 ns:
8
9
          S_TB \leftarrow '0'; R_TB \leftarrow '1'; -- case D
          wait for 60 ns:
10
          S_TB \leftarrow '0'; R_TB \leftarrow '0'; -- case E
11
       wait for 60 ns:
12
          S TB <= '1': R TB <= '1':-- case F
13
         wait for 60 ns;
14
          S TB <= '0': R TB <= '0': -- case G
15
16
          wait for 60 ns:
     end process;
17
18 end Simulation;
```

Listing 4: Input signals to the Unit Under Test (UUT)

D Latch




Figure 4: SR Latch Schematic

A **D** Latche can solve the problem with the undefined output.

D Latch




Figure 5: D Latch Timing Diagram

For case definitions see simulation code.

D Latch VHDL Code

```
1 entity D_Latch is
      Port ( D, C : in STD_LOGIC;
2
             Q, Q_not : out STD_LOGIC);
3
4 end D Latch:
5
6 architecture Behavioral of D Latch is
      signal Q_t, Q_not_t, S, R, D_not : std_logic;
8 begin
9
      S <= D and C after 4ns;
10
    D not <= not D after 3ns:
    R \le C and D_not after 5ns;
11
      Q_t <= R nor Q_not_t after 5ns;
12
      Q_not_t <= S nor Q_t after 5ns;
13
      0 \le 0 t:
14
      Q_not <= Q_not_t;
15
16 end Behavioral;
```

Listing 5: signals Q_t and Q_{not} are needed because you cannot use an out port as input.

D Latch Test Bench VHDL Code - One

```
1 entity D_Latch_TB is
2 -- we don't need ports
3 end D_Latch_TB;
4
5 architecture Simulation of D_Latch_TB is
     -- Component Declaration for the Unit Under Test (UUT)
6
      COMPONENT D_Latch
7
      Port ( D, C : in STD_LOGIC;
8
9
             Q, Q_not : out STD_LOGIC);
10
    END COMPONENT:
     -- Inputs Signals
11
     signal D_TB, C_TB : STD_LOGIC := '0';
12
     --Output Signal
13
     signal Q_TB, Q_not_TB : STD_LOGIC := '0';
14
     -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
15
     constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
16
      191D9ED":
```

Listing 6: SR Latch entity

D Latch Test Bench VHDL Code - Two

Listing 7: Instantiate the Unit Under Test (UUT)

D Latch Test Bench VHDL Code - Three

```
1
     stim_proc: process
     begin
2
         C_TB \leftarrow '0'; D_TB \leftarrow '0'; -- case A
3
         wait for 60 ns:
4
         C_TB \leftarrow '0'; D_TB \leftarrow '1'; -- case B
5
         wait for 60 ns:
6
         C_TB <= '0'; D_TB <= '0'; -- case C
7
         wait for 60 ns:
8
9
         C_TB <= '1'; D_TB <= '0'; -- case D
         wait for 60 ns:
10
         C_TB <= '1'; D_TB <= '1'; -- case E
11
         wait for 60 ns;
12
         C TB <= '1': D TB <= '0':-- case F
13
         wait for 60 ns:
14
15
16
     end process;
17 end Simulation:
```

Listing 8: Input signals to the Unit Under Test (UUT)

D-Type Positive-Edge-Triggered Flip-Flop




Figure 6: D-Type Positive-Edge-Triggered Flip-Flop Schematic

D-Type Positive-Edge-Triggered Flip-Flop




Figure 7: D-Type Positive-Edge-Triggered Flip-Flop Timing Diagram

For case definitions see simulation code.

D-Type Positive-Edge-Triggered Flip-Flop VHDL Code

```
1 entity D_Flip_Flop_PEdge is
      Port ( CLK, D : in STD_LOGIC;
2
              Q, Q_not : out STD_LOGIC);
3
4 end D_Flip_Flop_PEdge;
5 architecture Behavioral of D_Flip_Flop_PEdge is
     signal Q_t, Q_not_t, X, S, R, Y, Z : std_logic;
6
7 begin
      X <= Y nand S after 5ns:
8
9
      S <= X nand CLK after 5ns;
      Z <= S and CLK after 5ns:
10
      R <= Z nand Y after 5ns;
11
      Y <= R nand D after 5ns:
12
      Q_t <= S nand Q_not_t after 5ns;
13
      Q_not_t <= R nand Q_t after 5ns;
14
      0 <= 0 t:
15
16
      Q_not <= Q_not_t;
17 end Behavioral:
```

Listing 9: signals Q_t and Q_not_t are needed because you cannot use an out port as input. 18/21

D-Type Positive-Edge-Triggered Flip-Flop Test Bench VHDL Code - One

```
1 entity D_Flip_Flop_PEdge_TB is
2 -- we don't need ports
3 end D_Flip_Flop_PEdge_TB;
4 architecture Simulation of D_Flip_Flop_PEdge_TB is
     -- Component Declaration for the Unit Under Test (UUT)
5
      COMPONENT D_Flip_Flop_PEdge
6
      Port ( CLK, D : in STD_LOGIC;
7
              Q, Q_not : out STD_LOGIC);
8
     END COMPONENT:
g
     -- Inputs Signals
10
     signal CLK_TB, D_TB : STD_LOGIC := '0';
11
12
     --Output Signal
     signal Q_TB, Q_not_TB : STD_LOGIC := '0';
13
     -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
14
     constant StudentID : STD LOGIC VECTOR (27 downto 0) := x"
15
      191D9ED";
     constant PERIOD : time := 200ns:
16
```

Listing 10: D-Type Positive-Edge-Triggered Flip-Flop entity

D-Type Positive-Edge-Triggered Flip-Flop Test Bench VHDL Code - Two

Listing 11: Instantiate the Unit Under Test (UUT)

D-Type Positive-Edge-Triggered Flip-Flop Test Bench VHDL Code - Three

```
stim_proc: process
1
2
     begin
         wait until CLK_TB'event and CLK_TB='1';
3
        D_TB <= '0' after PERIOD/4;
                                                       -- Case A
4
        wait until CLK_TB'event and CLK_TB='1';
5
        D_TB <= '0' after PERIOD/4;
                                                       -- Case B
6
        wait until CLK_TB'event and CLK_TB='1';
7
        D_TB <= '1' after PERIOD/4;
                                                       -- Case C
8
        wait until CLK TB'event and CLK TB='1':
g
        D_TB <= '0' after PERIOD/4;
                                                       -- Case D
10
        wait until CLK TB'event and CLK TB='1':
12
        D_TB <= '1' after PERIOD/4;
                                                       -- Case E
        wait until CLK TB'event and CLK TB='1':
13
     end process;
14
15 end Simulation:
```

Listing 12: Input signals to the Unit Under Test (UUT)