

# CSU22022 Computer Architecture I

## Twenty-first Lecture - Status Register and CAR


---

Michael Manzke

2023-2024


Trinity College Dublin

# CPU\_DFlopFlop\_XXXXXXXX




**Figure 1:** The CPU\_DFlopFlop\_XXXXXXXX is required for the implementation of the CPU\_StatusRegister\_XXXXXXXX

# CPU\_StatusRegister\_XXXXXXXX




# CPU\_DFlipFlop\_Qnot\_XXXXXXX




**Figure 2:** The CPU\_DFlipFlop\_Qnot\_XXXXXXX is required for the implementation of the CPU\_JKFlipFlop\_XXXXXXX.

## CPU\_JKFlipFlop\_XXXXXXXX




**Figure 3:** The CPU\_JKFlipFlop\_XXXXXXXX is required for the implementation of the CPU\_CAR\_XXXXXXXX.



**Figure 4:** 17-Bit Binary Counter with Parallel Load

# CPU\_CAR\_XXXXXXX Timing Diagram



**Figure 5:** 17-Bit Binary Counter with Parallel Load operation