CSU22022 Computer Architecture I

Fourth Lecture

Michael Manzke 2023-2024

Trinity College Dublin

3-to-8-Line-Decoder

X	y	Z	D_i
0	0	0	$\mathbf{D}_0 = x'y'z'$
0	0	1	$\mathbf{D}_1 = x'y'z$
0	1	0	$\mathbf{D}_2 = x'yz'$
0	1	1	$\mathbf{D}_3 = x'yz$
1	0	0	$\mathbf{D}_4 = xy'z'$
1	0	1	$\mathbf{D}_5 = xy'z$
1	1	0	$\mathbf{D}_6 = xyz'$
1	1	1	$\mathbf{D}_7 = xyz$

Table 1: 3-to-8-Line-Decoder Truth Table

3-input Logic AND Gate

• The truth table 1 for the 3-to-8-Line-Decoder shows a need for a 3-input logic AND gate.




Figure 1: Two AND gates that implement a 3-input logic AND gate.

3-input Logic AND Gate VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
  entity AND3inputs is
      Port ( z : in STD_LOGIC;
5
              v : in STD_LOGIC;
6
             x : in STD_LOGIC;
7
              D : out STD_LOGIC);
8
  end AND3inputs;
  architecture Behavioral of AND3inputs is
     signal S0 : std_logic;
12
  begin
13
      SO <= x and y after 8ns;
14
      D <= SO and z after 8ns;
15
16 end Behavioral;
```

Listing 1: This code implements the 3-input logic AND gate

3-to-8-Line-Decoder Schematic




Figure 2: The truth table 1 shows that x and y are the same for D_0D_1 , D_2D_3 , D_4D_5 , and D_6D_7 . Therefore, we need four AND gates

3-to-8-Line-Decoder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Decoder_3_to_8_Line is
      Port (x, y, z : in STD_LOGIC;
5
             DO, D1, D2, D3, D4, D5, D6, D7 : out STD_LOGIC);
6
7 end Decoder_3_to_8_Line;
8
9 architecture Behavioral of Decoder_3_to_8_Line is
10
      signal x_not, y_not, z_not : std_logic;
11
      signal SO, S1, S2, S3 : std_logic;
12
```

Listing 2: entity

3-to-8-Line-Decoder

```
begin
        x_not <= not x after 7ns;</pre>
2
        v_not <= not v after 7ns;</pre>
        z not <= not z after 7ns:
4
        SO <= x_not and y_not after 8ns;
5
        DO <= SO and z not after 8ns:
6
       D1 <= S0 and z after 8ns:
7
        S1 <= x_not and y after 8ns;
8
9
        D2 <= S1 and z_not after 8ns;
        D3 <= S1 and z after 8ns:
10
        S2 <= x and v_not after 8ns;
11
       D4 <= S2 and z_not after 8ns;
12
       D5 <= S2 and z after 8ns:
13
        S3 <= x and y after 8ns;
14
        D6 <= S3 and z_not after 8ns;
15
       D7 \leq S3 and z after 8ns:
16
17 end Behavioral:
```

Listing 3: Signal assignment statements

3-to-8-Line-Decoder Example




Figure 3: Address 110 selects D6

3-to-8-Line-Decoder another Example




Figure 4: Address 101 selects D5

3-to-8-Line-Decoder Simulation Code One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Decoder_3_to_8_Line_TB is
5 -- we don't need ports
6 end Decoder_3_to_8_Line_TB;
7
  architecture Simulation of Decoder_3_to_8_Line_TB is
9
     -- Component Declaration for the Unit Under Test (UUT)
10
12
      COMPONENT Decoder_3_to_8_Line
      Port (x, y, z : in STD_LOGIC;
13
             DO, D1, D2, D3, D4, D5, D6, D7 : out STD_LOGIC);
14
      END COMPONENT:
15
```

Listing 4: 3-to-8-Line-Decoder_TB entity

3-to-8-Line-Decoder Simulation Code Two

```
-- Inputs Signals
1
    signal x_TB, y_TB, z_TB : STD_LOGIC := '0';
2
3
4
    --Output Signal
    signal DO_TB, D1_TB, D2_TB, D3_TB : STD_LOGIC := '0';
5
    signal D4_TB, D5_TB, D6_TB, D7_TB : STD_LOGIC := '0';
6
7
    -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
8
    constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
9
     191D9ED":
```

Listing 5: signal and constant

3-to-8-Line-Decoder Simulation Code Three

```
begin
      -- Instantiate the Unit Under Test (UUT)
3
      uut: Decoder_3_to_8_Line PORT MAP (
4
               x => x_TB,
5
               v => v_TB,
6
               z \Rightarrow z TB.
7
               DO => DO_TB,
8
9
               D1 \Rightarrow D1_TB,
10
               D2 => D2_TB,
               D3 => D3_TB,
               D4 \Rightarrow D4_TB
12
               D5 \Rightarrow D5_{TB}
13
               D6 \Rightarrow D6_{TB}
14
               D7 => D7 TB
15
             );
16
```

Listing 6: Port map for the Decoder_3_to_8_Line entity

3-to-8-Line-Decoder Simulation Code Four

```
1 stim_proc: process
     begin
2
         x_TB \le 0'; y_TB \le 0'; z_TB \le 0'; -- case A
3
         wait for 60 ns:
4
         x_TB \leftarrow '0'; y_TB \leftarrow '0'; z_TB \leftarrow '1'; -- case B
5
         wait for 60 ns:
6
         x_TB <= '0'; y_TB <= '1'; z_TB <= '0'; -- case C
7
         wait for 60 ns:
8
9
         x_TB <= '0'; y_TB <= '1'; z_TB <= '1'; -- case D
         wait for 60 ns:
10
         x_TB <= '1'; y_TB <= '0'; z_TB <= '0'; -- case E
11
         wait for 60 ns;
12
         x_TB <= '1'; y_TB <= '0'; z_TB <= '1'; -- case F
13
        wait for 60 ns;
14
         x_TB <= '1'; y_TB <= '1'; z_TB <= '0'; -- case G
15
         wait for 60 ns;
16
         x_TB \leftarrow '1'; y_TB \leftarrow '1'; z_TB \leftarrow '1'; -- case H
17
         wait for 60 ns;
18
    end process;
19
20 end Simulation;
                                                                      13/17
```

3-to-8-Line-Decoder Timing Diagram




Figure 5: Cases A to H

3-to-8-Line-Decoder Propagation Delay





Figure 6: A result is only valid after all signals propagated through the network

15/17

Propagation Delay Example



Decoder to select Register in the Register File




Figure 7: DR and TD provide the address for the decoder