CSU22022 Computer Architecture I

Tenth Lecture - Register Transfer

Michael Manzke

2023-2024

Trinity College Dublin

Register Transfer




Figure 1: The schematic depicts a register transfer from reg0 to reg1

Two Register Transfer - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Two_Register_3bit is
      Port ( DO, D1, D2 : in STD_LOGIC;
5
              LoadO, Load1, CLK : in STD_LOGIC;
6
              QO, Q1, Q2 : out STD_LOGIC);
7
  end Two_Register_3bit;
9
  architecture Behavioral of Two_Register_3bit is
      COMPONENT Register_3bit
12
      Port ( DO, D1, D2 : in STD_LOGIC;
13
              CLK, Load : in STD_LOGIC;
14
              QO, Q1, Q2 : out STD_LOGIC);
15
      END COMPONENT:
16
```

Listing 1: The Two_Register_3bit entity

Two Register Transfer - Two

```
signal reg0toreg1_bit0, reg0toreg1_bit1, reg0toreg1_bit2
1
      : std_logic;
     -- Propagation Delay according to StdentID e.g. 26 33
     57 25(DEC)
     constant AND_gate_delay : Time := 6ns; -- 6=5+1
3
     constant NAND_gate_delay : Time := 3ns; -- 3=2+1
4
     constant OR_gate_delay : Time := 8ns; -- 8=7+1
5
6
     constant NOR_gate_delay : Time := 6ns; -- 6=5+1
     constant XOR_gate_delay : Time := 4ns; -- 4=3+1
7
     constant XNOR_gate_delay : Time := 4ns; -- 4=3+1
8
     constant NOT_gate_delay : Time := 7ns; -- 7=6+1
9
```

Listing 2: The signals reg0toreg1_bit0 reg0toreg1_bit1 and reg0toreg1_bit2 connect reg0 with reg1

Two Register Transfer - Three

```
1 begin
2
      reg0: Register_3bit PORT MAP (
 3
           DO \Rightarrow DO, D1 \Rightarrow D1, D2 \Rightarrow D2,
4
           CLK => CLK,
5
           Load => Load0.
6
           Q0 => reg0toreg1_bit0, Q1 => reg0toreg1_bit1,
7
           Q2 => reg0toreg1_bit2);
8
9
      reg1: Register_3bit PORT MAP (
10
           D0 => reg0toreg1_bit0, D1 => reg0toreg1_bit1,
11
           D2 => reg0toreg1_bit2,
12
          CLK => CLK.
13
          Load => Load1,
14
           Q0 \Rightarrow Q0, Q1 \Rightarrow Q1, Q2 \Rightarrow Q2);
15
16
17 end Behavioral;
```

Listing 3: The Register_3bit entity is instantiates twice (reg0 and reg1)

5/18

Register with three D Flip Flops




Figure 2: The schematic depicts registers reg0 and reg1. The register instantiates three D Flip Flops including **Load logic**

Register Implementation - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Register_3bit is
      Port ( DO, D1, D2 : in STD_LOGIC;
5
              CLK, Load : in STD_LOGIC;
6
              QO, Q1, Q2 : out STD_LOGIC);
7
  end Register_3bit;
9
10 architecture Behavioral of Register_3bit is
11
12
      COMPONENT RF_DFlipFlop_XXXXXXXX
      Port ( CLK, D, Load : in STD_LOGIC;
13
              Q : out STD_LOGIC);
14
      END COMPONENT:
15
```

Listing 4: Register_3bit entity

Register Implementation - Two

```
signal Q_bit0, Q_bit1, Q_bit2 : std_logic;
1
      signal OR_DO, OR_D1, OR_D2 : std_logic;
2
      signal Not_Load_FF, Load_FF : std_logic;
3
      signal Not_Load_AndO, Not_Load_And1, Not_Load_And2:
4
      std_logic;
      signal Load_AndO, Load_And1, Load_And2: std_logic;
5
6
      -- Propagation Delay according to StdentID e.g. 26 33
7
      57 25(DEC)
      constant AND_gate_delay : Time := 6ns; -- 6 =5+1
8
      constant NAND_gate_delay : Time := 3ns; -- 3=2+1
9
      constant OR_gate_delay : Time := 8ns; -- 8=7+1
10
      constant NOR_gate_delay : Time := 6ns; -- 6=5+1
11
      constant XOR_gate_delay : Time := 4ns; -- 4=3+1
12
      constant XNOR_gate_delay : Time := 4ns; -- 4=3+1
13
      constant NOT_gate_delay : Time := 7ns; -- 7=6+1
14
```

Listing 5: signals and constants

Register Implementation - Three

```
1 begin
2
     Not_Load_FF <= not Load after NOT_gate_delay;</pre>
3
     Load_FF <= not Not_Load_FF after NOT_gate_delay;
4
5
     -- Instantiate the least significant bit
6
     bitO: RF_DFlipFlop_XXXXXXXX PORT MAP (
7
             CLK => CLK, D => OR_DO, Q => Q_bit0 );
8
9
     Not Load AndO <= Q bitO and Not Load FF after
10
      AND_gate_delay;
     OR_DO <= Not_Load_AndO or Load_AndO after OR_gate_delay;</pre>
11
     Load_AndO <= DO and Load_FF after AND_gate_delay;
     Q0 <= Q_bit0;
13
14
       bit1: RF_DFlipFlop_XXXXXXXX PORT MAP (
15
             CLK => CLK, D => OR_D1, Q => Q_bit1 );
16
```

Listing 6: The Register_3bit entity instantiates three D Flip Flops

Register Implementation - Four

```
Not_Load_And1 <= Q_bit1 and Not_Load_FF after
1
       AND_gate_delay;
     OR_D1 <= Not_Load_And1 or Load_And1 after OR_gate_delay;</pre>
2
3
     Load_And1 <= D1 and Load_FF after AND_gate_delay;
     Q1 <= Q_bit1;
4
5
      -- Instantiate the most significant bit
6
7
      bit2: RF_DFlipFlop_XXXXXXXX PORT MAP (
8
             CLK \Rightarrow CLK, D \Rightarrow OR_D2, Q \Rightarrow Q_bit2);
9
     Not_Load_And2 <= Q_bit2 and Not_Load_FF after
10
       AND_gate_delay;
     OR_D2 <= Not_Load_And2 or Load_And2 after OR_gate_delay;</pre>
     Load_And2 <= D2 and Load_FF after AND_gate_delay;
12
     Q2 <= Q bit2:
13
14
15 end Behavioral;
```

Listing 7: The Register_3bit entity instantiates three D Flip Flops

Register with three D Flip Flops and Load signal




Figure 3: The schematic depicts the gate logic of one D Flip Flops

New D Flip Flop Version




Figure 4: This D Flip Flops has no Q_not port

D Flip Flop Implementation - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity RF_DFlipFlop_XXXXXXXX is
5     Port ( CLK, D : in STD_LOGIC;
6     Q : out STD_LOGIC);
7 end RF_DFlipFlop_XXXXXXXX;
```

Listing 8: RF_DFlipFlop_XXXXXXX entity

D Flip Flop Implementation - Two

```
architecture Behavioral of RF_DFlipFlop_XXXXXXXX is
2
  signal Q_t, Q_not_t, X, S, R, Y, Z : std_logic;
3
4
  -- Propagation Delay according to StdentID e.g. 26 33 57
5
   25 (DEC)
  6
  7
  8
  9
  10
  11
                   -- 7 = 6 + 1
  constant NOT_gate_delay : Time := 7ns;
12
```

Listing 9: signals and constants

D Flip Flop Implementation - Three

```
begin
2
       X <= Y nand S after NAND_gate_delay;</pre>
3
       S <= X nand CLK after NAND_gate_delay;
4
5
       Z <= S and CLK after AND_gate_delay;</pre>
       R <= Z nand Y after NAND_gate_delay;</pre>
6
       Y <= R nand D after NAND_gate_delay;
7
       Q_t <= S nand Q_not_t after NAND_gate_delay;</pre>
8
       Q_not_t <= R nand Q_t after NAND_gate_delay;
9
       0 \le 0 t:
10
12 end Behavioral;
```

Listing 10: The architecture with Load port and Q_not port removed

Register Load Logic




Figure 5: The logic puts the flip flop output Q back to its input D if the load signal is not set. $^{16/18}$

Two Register Transfer Timing Diagram - One




Figure 6: This timing diagram depicts 3-bit values going into reg0, 3-bit values between reg0 and reg1, and 3-bit values at the output of reg1.

Two Register Transfer Timing Diagram - Two




Figure 7: At every rising edge of the clock, we can observe how 3-bit values move from the input of reg0 to its output and at the same time the 3-bit values between the registers move to the output of reg1.