

CSU22022 Computer Architecture I


Eighth Lecture - Process

Michael Manzke

2023-2024

Trinity College Dublin

- CSA models are close to the hardware
- Difficult to simulate CSA models of large complex systems at gate level
- To increase the level of abstraction while preserving external event, we need a more powerful language construct.
- The process construct allows us to:
 - Model at a higher level of abstraction
 - Use conventional programming language constructs



Processes
may not be used in design files
for the CSU22022
Coursework!
Exceptions are simulation files
and memory in design files

Random-access Memory




Figure 1: A Process implements this Random-access Memory

Random-access Memory VHDL Code - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity CPU_RAM_XXXXXXX is
6     Port ( Clock : in STD_LOGIC;
7           Address : in STD_LOGIC_VECTOR (31 downto 0);
8           DataIn : in STD_LOGIC_VECTOR (31 downto 0);
9           WriteEnable : in STD_LOGIC;
10          DataOut : out STD_LOGIC_VECTOR (31 downto 0));
11 end CPU_RAM_XXXXXXX;
```

Listing 1: entity CPU_RAM_XXXXXXX

Random-access Memory VHDL Code - Two

```
1 architecture Behavioral of CPU_RAM_XXXXXXX is
2
3 -- we use the least significant 7 bit of the address
4 type RAM_array is array(0 to 127) of STD_LOGIC_VECTOR (31
   downto 0);
5
6 signal RAM : RAM_array:= (
7 X"00000000", -- 00
8 X"00000001", -- 01
9 X"00000002", -- 02
10 X"00000003", -- 03
```

Listing

2:

type RAM_array is array(0 to 127) of STD_LOGIC_VECTOR (31
downto 0);

Random-access Memory VHDL Code - Three

```
1 -- Machine code
2 -- example studentID 87654321
3 -- your machine code starts at digit 3 of your ID = 4
4 -- Opcode = digit 3 = 4
5 -- DR = digit 2 = 3
6 -- SA = digit 1 = 2
7 -- SB = digit 0 = 1
8 --          Opcode          DR          SA          SB
9  "000000000000000100"&"00011"&"00010"&"00001",-- 04
10 "000000000000000101"&"00100"&"00011"&"00010",-- 05
11 "000000000000000110"&"00101"&"00100"&"00011",-- 06
12 "000000000000000111"&"00110"&"00101"&"00100",-- 07
13 "000000000000001000"&"00111"&"00110"&"00101",-- 08
```

Listing 3: machine code

Random-access Memory VHDL Code - Two

```
1      .  
2      .  
3      .  
4  X"0000007A",-- 7A  
5  X"0000007B",-- 7B  
6  X"0000007C",-- 7C  
7  X"0000007D",-- 7D  
8  X"0000007E",-- 7E  
9  X"0000007F" -- 7F  
10 );
```

Listing 4: End of RAM_array

Random-access Memory VHDL Code - Two

```
1 begin
2
3 process (Clock)
4 begin
5     if Clock'event and Clock='1' then
6         if WriteEnable='1' then
7             RAM(to_integer(unsigned(Address(6 downto 0)))) <=
              DataIn after 2ns;
8         end if;
9     end if;
10 end process;
11
12 DataOut <= RAM(to_integer(unsigned(Address(6 downto 0))))
              after 2ns;
13
14 end Behavioral;
```

Listing 5: Process that writes into the RAM_array

- A **process** is a sequentially executed block of code
- The VHDL model on the previous slides consists of one process
- Similar to conventional block structured programming languages
- Process begins with a declaration section followed by:
 - **begin**
 - **end process**
- **begin** determines start of sequential execution

- Data structures may include:
 - Arrays, queues. . .
- Programs may use standard data types:
 - Integer, character, real number . . .
- Variable assignment take place immediately
 - Variable assignment :=
- Values assigned to variables are visible to all following statements in the context of this process
- Control flow within a process is determined by constructs such as:
 - IF-THEN-ELSE, CASE, LOOP

VHDL Process - Three

- A **process** can make assignments to **signals** declared externally
- Propagation delay is taken into account:
 - RAM (to_integer (unsigned (Address (6 **downto** 0)))) <= DataIn **after** 2 ns ;
- The rest of the process executes in zero time with respect to simulation
- A process is executed if an input signal in the list following the process has changed
- The list of inputs is called **sensitivity list**
 - **process** (Clock)
- A **process** in a testbench has no **sensitivity list**. Therefore, runs constantly.
 - See 3-to-8-Line-Decoder listing 6

3-to-8-Line-Decoder Simulation Code One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Decoder_3_to_8_Line_TB is
5 -- we don't need ports
6 end Decoder_3_to_8_Line_TB;
7
8 architecture Simulation of Decoder_3_to_8_Line_TB is
9
10 -- Component Declaration for the Unit Under Test (UUT)
11
12     COMPONENT Decoder_3_to_8_Line
13     Port ( x, y, z : in STD_LOGIC;
14           D0, D1, D2, D3, D4, D5, D6, D7 : out STD_LOGIC);
15     END COMPONENT;
```

Listing 6: 3-to-8-Line-Decoder_TB entity

3-to-8-Line-Decoder Simulation Code Two

```
1  --Inputs  Signals
2  signal x_TB, y_TB, z_TB : STD_LOGIC := '0';
3
4  --Output  Signal
5  signal D0_TB, D1_TB, D2_TB, D3_TB : STD_LOGIC := '0';
6  signal D4_TB, D5_TB, D6_TB, D7_TB : STD_LOGIC := '0';
7
8  -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
9  constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
    191D9ED";
```

Listing 7: signal and constant

3-to-8-Line-Decoder Simulation Code Three

```
1 begin
2
3   -- Instantiate the Unit Under Test (UUT)
4   uut: Decoder_3_to_8_Line PORT MAP (
5       x => x_TB,
6       y => y_TB,
7       z => z_TB,
8       D0 => D0_TB,
9       D1 => D1_TB,
10      D2 => D2_TB,
11      D3 => D3_TB,
12      D4 => D4_TB,
13      D5 => D5_TB,
14      D6 => D6_TB,
15      D7 => D7_TB
16   );
```

Listing 8: Port map for the Decoder_3_to_8_Line entity

3-to-8-Line-Decoder Simulation Code Four

```
1 stim_proc: process
2     begin
3         x_TB <= '0'; y_TB <= '0'; z_TB <= '0'; -- case A
4         wait for 60 ns;
5         x_TB <= '0'; y_TB <= '0'; z_TB <= '1'; -- case B
6         wait for 60 ns;
7         x_TB <= '0'; y_TB <= '1'; z_TB <= '0'; -- case C
8         wait for 60 ns;
9         x_TB <= '0'; y_TB <= '1'; z_TB <= '1'; -- case D
10        wait for 60 ns;
11        x_TB <= '1'; y_TB <= '0'; z_TB <= '0'; -- case E
12        wait for 60 ns;
13        x_TB <= '1'; y_TB <= '0'; z_TB <= '1'; -- case F
14        wait for 60 ns;
15        x_TB <= '1'; y_TB <= '1'; z_TB <= '0'; -- case G
16        wait for 60 ns;
17        x_TB <= '1'; y_TB <= '1'; z_TB <= '1'; -- case H
18        wait for 60 ns;
19    end process;
20 end Simulation;
```