CSU22022 Computer Architecture I

Eighth Lecture - Process

Michael Manzke

2023-2024

Trinity College Dublin

VHDL Process

- CSA models are close to the hardware
- Difficult to simulate CSA models of large complex systems at gate level
- To increase the level of abstraction while preserving external event, we need a more powerful language construct.
- The process construct allows us to:
 - Model at a higher level of abstraction
 - Use conventional programming language constructs

Processes
may not be used in design files
for the CSU22022
Coursework!
Exceptions are simulation files
and memory in design files

Random-access Memory




Figure 1: A Process implements this Random-access Memory

Random-access Memory VHDL Code - One

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity CPU_RAM_XXXXXXXX is
    Port ( Clock : in STD_LOGIC;
    Address : in STD_LOGIC_VECTOR (31 downto 0);
    DataIn : in STD_LOGIC_VECTOR (31 downto 0);
    WriteEnable : in STD_LOGIC;
    DataOut : out STD_LOGIC_VECTOR (31 downto 0));
end CPU_RAM_XXXXXXXXX;
```

Listing 1: entity CPU_RAM_XXXXXXXX

Random-access Memory VHDL Code - Two

```
1 architecture Behavioral of CPU_RAM_XXXXXXXX is
2
3 -- we use the least significant 7 bit of the address
4 type RAM_array is array(0 to 127) of STD_LOGIC_VECTOR (31 downto 0);
5
6 signal RAM : RAM_array:=(
7 X"00000000",-- 00
8 X"00000001",-- 01
9 X"00000002",-- 02
10 X"00000003",-- 03
```

Listing 2: type RAM_array is array(0 to 127) of STD_LOGIC_VECTOR (31 downto 0);

Random-access Memory VHDL Code - Three

```
1 -- Machine code
2 -- example studentID 87654321
3 -- your machine code starts at digit 3 of your ID = 4
4 -- Opcode = digit 3 = 4
5 -- DR = digit 2 = 3
6 -- SA = digit 1 = 2
7 -- SB = digit 0 = 1
         Opcode DR SA SB
8 --
9
   "0000000000000000000100"&"00011"&"00010"&"00001",-- 04
   "0000000000000101"&"00100"&"00011"&"00010",-- 05
10
11
   "0000000000000110"&"00101"&"00100"&"00011",-- 06
   "000000000000111"&"00110"&"00101"&"00100",-- 07
12
   13
```

Listing 3: machine code

Random-access Memory VHDL Code - Two

Listing 4: End of RAM_array

Random-access Memory VHDL Code - Two

```
begin
3 process (Clock)
4 begin
     if Clock'event and Clock='1' then
5
       if WriteEnable='1' then
6
          RAM(to_integer(unsigned(Address(6 downto 0)))) <=</pre>
7
      DataIn after 2ns;
8
      end if;
9
    end if;
  end process;
11
12 DataOut <= RAM(to_integer(unsigned(Address(6 downto 0))))
      after 2ns:
14 end Behavioral;
```

Listing 5: Process that writes into the RAM_array

VHDL Process - one

- A process is a sequentially executed block of code
- The VHDL model on the previous slides consists of one process
- Similar to conventional block structured programming languages
- Process begins with a declaration section followed by:
 - begin
 - end process
- begin determines start of sequential execution

VHDL Process - Two

- Data structures may include:
 - Arrays, queues. . .
- Programs may use standard data types:
 - Integer, character, real number . . .
- Variable assignment take place immediately
 - Variable assignment :=
- Values assigned to variables are visible to all following statements in the context of this process
- Control flow within a process is determined by constructs such as:
 - IF-THEN-ELSE, CASE, LOOP

VHDL Process - Three

- A process can make assignments to signals decared externally
- Propagation delay is taken into account:
 - RAM (to_integer (unsigned (Address (6 downto 0)))) <=
 DataIn after 2 ns;
- The rest of the process executes in zero time with respect to simulation
- A process is executed if an input signal in the list following the process has changed
- The list of inputs is called sensitivity list
 - process (Clock)
- A process in a testbench has no sensitivity list. Therefore, runs constantly.
 - See 3-to-8-Line-Decoder listing 6

3-to-8-Line-Decoder Simulation Code One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Decoder_3_to_8_Line_TB is
5 -- we don't need ports
6 end Decoder_3_to_8_Line_TB;
7
  architecture Simulation of Decoder_3_to_8_Line_TB is
9
     -- Component Declaration for the Unit Under Test (UUT)
10
12
      COMPONENT Decoder_3_to_8_Line
      Port (x, y, z : in STD_LOGIC;
13
             DO, D1, D2, D3, D4, D5, D6, D7 : out STD_LOGIC);
14
      END COMPONENT:
15
```

Listing 6: 3-to-8-Line-Decoder_TB entity

3-to-8-Line-Decoder Simulation Code Two

```
-- Inputs Signals
1
    signal x_TB, y_TB, z_TB : STD_LOGIC := '0';
2
3
4
    --Output Signal
    signal DO_TB, D1_TB, D2_TB, D3_TB : STD_LOGIC := '0';
5
    signal D4_TB, D5_TB, D6_TB, D7_TB : STD_LOGIC := '0';
6
7
    -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
8
    constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
9
     191D9ED":
```

Listing 7: signal and constant

3-to-8-Line-Decoder Simulation Code Three

```
begin
      -- Instantiate the Unit Under Test (UUT)
3
      uut: Decoder_3_to_8_Line PORT MAP (
4
               x => x_TB,
5
               v => v_TB,
6
               z \Rightarrow z TB.
7
               DO => DO_TB,
8
9
               D1 \Rightarrow D1_TB,
10
               D2 => D2_TB,
               D3 => D3_TB,
               D4 \Rightarrow D4_TB
12
               D5 \Rightarrow D5_{TB}
13
               D6 \Rightarrow D6_{TB}
14
               D7 => D7 TB
15
             );
16
```

Listing 8: Port map for the Decoder_3_to_8_Line entity

3-to-8-Line-Decoder Simulation Code Four

```
1 stim_proc: process
      begin
2
         x_TB \leftarrow '0'; y_TB \leftarrow '0'; z_TB \leftarrow '0'; -- case A
3
         wait for 60 ns:
4
         x_TB \leftarrow '0'; y_TB \leftarrow '0'; z_TB \leftarrow '1'; -- case B
5
         wait for 60 ns:
6
         x_TB <= '0'; y_TB <= '1'; z_TB <= '0'; -- case C
7
         wait for 60 ns:
8
9
         x_TB <= '0'; y_TB <= '1'; z_TB <= '1'; -- case D
         wait for 60 ns:
10
         x_TB <= '1'; y_TB <= '0'; z_TB <= '0'; -- case E
11
         wait for 60 ns;
12
         x_TB <= '1'; y_TB <= '0'; z_TB <= '1'; -- case F
13
         wait for 60 ns;
14
         x_TB <= '1'; y_TB <= '1'; z_TB <= '0'; -- case G
15
         wait for 60 ns;
16
         x_TB \leftarrow '1'; y_TB \leftarrow '1'; z_TB \leftarrow '1'; -- case H
17
         wait for 60 ns;
18
     end process;
19
20 end Simulation;
                                                                        16/16
```