

# CSU22022 Computer Architecture I

## Seventh Lecture - Instantiations


---

Michael Manzke

2023-2024

Trinity College Dublin

# Full Adder - First Example



**Figure 1:** Implementation of a Full Adder with Two Half Adders and an OR Gate

# Full Adder VHDL Code - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Full_Adder is
5     Port ( x : in STD_LOGIC;
6           y : in STD_LOGIC;
7           c_in : in STD_LOGIC;
8           s : out STD_LOGIC;
9           C_out : out STD_LOGIC);
10 end Full_Adder;
```

Listing 1: `entity` Full\_Adder

## Full Adder VHDL Code - Two

```
1 architecture Behavioral of Full_Adder is
2     signal s0, s1, s2 : std_logic;
3     -- Propagation Delay according to StdentID e.g. 26 33
   57 25(DEC)
4     constant AND_gate_delay : Time := 6ns; -- least
   significant digit 6=5+1
5     constant NAND_gate_delay : Time := 3ns; -- next more
   significant digit 3=2+1
6     constant OR_gate_delay : Time := 8ns; -- next more
   significant digit 8=7+1
7     constant NOR_gate_delay : Time := 6ns; -- next more
   significant digit 6=5+1
8     constant XOR_gate_delay : Time := 4ns; -- next more
   significant digit 4=3+1
9     constant XNOR_gate_delay : Time := 4ns; -- next more
   significant digit 4=3+1
10    constant NOT_gate_delay : Time := 7ns; -- next more
   significant digit 7=6+1
```


Listing 2: signals and constants

## Full Adder VHDL Code - Three

```
1 begin
2
3     s0 <= x XOR y after XOR_gate_delay;
4     s1 <= x And Y after AND_gate_delay;
5     s2 <= s0 AND c_in after AND_gate_delay;
6     s <= s0 XOR c_in after XOR_gate_delay;
7     c_out <= s2 OR s1;
8
9 end Behavioral;
```

Listing 3: Concurrent signal assignment statements

# 8-bit Ripple Adder



**Figure 2:** c\_out from the less significant bit becomes the c\_in for the next more significant bit.

# Full 8-bit Ripple Adder VHDL Code - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity RippleCarryAdder8_bit is
5     Port ( x, y : in STD_LOGIC_VECTOR (7 downto 0);
6           c_rca_in : in STD_LOGIC;
7           s : out STD_LOGIC_VECTOR (7 downto 0);
8           c_rca_out : out STD_LOGIC);
9 end RippleCarryAdder8_bit;
```

Listing 4: entity Full\_Addder

## Full 8-bit Ripple Adder VHDL Code - Two

```
1 architecture Behavioral of RippleCarryAdder8_bit is
2
3     COMPONENT Full_Adder
4     Port ( x : in STD_LOGIC;
5           y : in STD_LOGIC;
6           c_in : in STD_LOGIC;
7           s : out STD_LOGIC;
8           c_out : out STD_LOGIC);
9     END COMPONENT;
```

Listing 5: COMPONENT declaration



## Full 8-bit Ripple Adder VHDL Code - Three

```
1  signal c_out0, c_out1, c_out2, c_out3 : std_logic;
2  signal c_out4, c_out5, c_out6 : std_logic;
3
4  -- Propagation Delay according to StdentID e.g. 26 33
   57 25(DEC)
5  constant AND_gate_delay : Time := 6ns; -- least
   significant digit 6 =5+1
6  constant NAND_gate_delay : Time := 3ns;-- next more
   significant digit 3=2+1
7  constant OR_gate_delay : Time := 8ns; -- next more
   significant digit 8=7+1
8  constant NOR_gate_delay : Time := 6ns; -- next more
   significant digit 6=5+1
9  constant XOR_gate_delay : Time := 4ns; -- next more
   significant digit 4=3+1
10 constant XNOR_gate_delay : Time := 4ns;-- next more
   significant digit 4=3+1
11 constant NOT_gate_delay : Time := 7ns; -- next more
   significant digit 7=6+1
```

Listing 6: signals and constants

## Full 8-bit Ripple Adder VHDL Code - Four

```
1  -- Instantiate the least significant bit
2  bit0: Full_Adder PORT MAP (
3      x => x(0),
4      y => y(0),
5      c_in => c_rca_in,
6      s => s(0),
7      c_out => c_out0
8  );
9
10 bit1: Full_Adder PORT MAP (
11     x => x(1),
12     y => y(1),
13     c_in => c_out0,
14     s => s(1),
15     c_out => c_out1
16 );
```

Listing 7: Instantiate Full\_Adders for bit0 and bit1

## Full 8-bit Ripple Adder VHDL Code - Five

```
1  -- Instantiate the least significant bit
2  bit2: Full_Adder PORT MAP (
3      x => x(2),
4      y => y(2),
5      c_in => c_out1,
6      s => s(2),
7      c_out => c_out2
8  );
9
10 bit3: Full_Adder PORT MAP (
11     x => x(3),
12     y => y(3),
13     c_in => c_out2,
14     s => s(3),
15     c_out => c_out3
16 );
```

Listing 8: Instantiate Full\_Adders for bit2 and bit3

## Full 8-bit Ripple Adder VHDL Code - Six

```
1  -- Instantiate the least significant bit
2  bit4: Full_Adder PORT MAP (
3      x => x(4),
4      y => y(4),
5      c_in => c_out3,
6      s => s(4),
7      c_out => c_out4
8  );
9
10 bit5: Full_Adder PORT MAP (
11     x => x(5),
12     y => y(5),
13     c_in => c_out4,
14     s => s(5),
15     c_out => c_out5
16 );
```


Listing 9: Instantiate Full\_Adders for bit4 and bit5

## Full 8-bit Ripple Adder VHDL Code - Seven

```
1  -- Instantiate the least significant bit
2  bit5: Full_Adder PORT MAP (
3      x => x(5),
4      y => y(5),
5      c_in => c_out4,
6      s => s(5),
7      c_out => c_out5
8  );
9
10 bit6: Full_Adder PORT MAP (
11     x => x(6),
12     y => y(6),
13     c_in => c_out5,
14     s => s(5),
15     c_out => c_out6
16 );
```


Listing 10: Instantiate Full\_Adders for bit6 and bit7

## 8-bit Ripple Adder Sources Panel




**Figure 3:** Labels bit0 to bit7 allow us to identify the instantiations of the entity `Full_Adder`.

## 8-bit Ripple Adder Schematic



**Figure 4:** Schematic with detail for the least significant bit.

# 8-to-1-Line Multiplexer - Second Example



**Figure 5:** See the **Fifth Lecture** for VHDL code.



## 8-bit 8-to-1-Line Multiplexer



**Figure 6:**  $S[2:0]$  goes to all 8-to-1-Line Multiplexer to select the input vector.

## 8-bit 8-to-1-Line Multiplexer VHDL Code - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mux_8bit_8_to_1 is
5     Port ( IO, I1, I2, I3 : in STD_LOGIC_VECTOR (7 downto 0);
6           I4, I5, I6, I7 : in STD_LOGIC_VECTOR (7 downto 0);
7           S : in STD_LOGIC_VECTOR (2 downto 0);
8           y : out STD_LOGIC_VECTOR (7 downto 0));
9 end Mux_8bit_8_to_1;
```

Listing 11: entity Mux\_8bit\_8\_to\_1

## 8-bit 8-to-1-Line Multiplexer VHDL Code - Two

```
1 architecture Behavioral of Mux_8bit_8_to_1 is
2
3     COMPONENT Mux_8_to_1
4     Port ( I0, I1, I2, I3 : in STD_LOGIC;
5           I4, I5, I6, I7 : in STD_LOGIC;
6           S : in STD_LOGIC_VECTOR (2 downto 0);
7           Y : out STD_LOGIC);
8     END COMPONENT;
```

Listing 12: COMPONENT declaration

## 8-bit 8-to-1-Line Multiplexer VHDL Code - Three

```
1
2    -- Propagation Delay according to StdentID e.g. 26 33
   57 25(DEC)
3    constant AND_gate_delay : Time := 6ns; -- least
   significant digit 6 =5+1
4    constant NAND_gate_delay : Time := 3ns;-- next more
   significant digit 3=2+1
5    constant OR_gate_delay : Time := 8ns;  -- next more
   significant digit 8=7+1
6    constant NOR_gate_delay : Time := 6ns; -- next more
   significant digit 6=5+1
7    constant XOR_gate_delay : Time := 4ns; -- next more
   significant digit 4=3+1
8    constant XNOR_gate_delay : Time := 4ns;-- next more
   significant digit 4=3+1
9    constant NOT_gate_delay : Time := 7ns; -- next more
   significant digit 7=6+1
```

Listing 13: constants

## 8-bit 8-to-1-Line Multiplexer VHDL Code - Four

```
1 begin
2
3     -- Instantiate the least significant bit
4     bit0: Mux_8_to_1 PORT MAP (
5         I0 => I0(0), I1 => I1(0), I2 => I2(0), I3 => I3(0),
6         I4 => I4(0), I5 => I5(0), I6 => I6(0), I7 => I7(0),
7         S => S, Y => y(0));
8
9     bit1: Mux_8_to_1 PORT MAP (
10        I0 => I0(1), I1 => I1(1), I2 => I2(1), I3 => I3(1),
11        I4 => I4(1), I5 => I5(1), I6 => I6(1), I7 => I7(1),
12        S => S, Y => y(1));
```

Listing 14: Instantiate Mux\_8\_to\_1 for bit0 and bit1

## 8-bit 8-to-1-Line Multiplexer VHDL Code - Five

```
1  bit2: Mux_8_to_1 PORT MAP (  
2      I0 => I0(2), I1 => I1(2), I2 => I2(2), I3 => I3(2),  
3      I4 => I4(2), I5 => I5(2), I6 => I6(2), I7 => I7(2),  
4      S => S, Y => y(2));  
5  
6  bit3: Mux_8_to_1 PORT MAP (  
7      I0 => I0(3), I1 => I1(3), I2 => I2(3), I3 => I3(3),  
8      I4 => I4(3), I5 => I5(3), I6 => I6(3), I7 => I7(3),  
9      S => S, Y => y(3));  
10  
11 bit4: Mux_8_to_1 PORT MAP (  
12     I0 => I0(4), I1 => I1(4), I2 => I2(4), I3 => I3(4),  
13     I4 => I4(4), I5 => I5(4), I6 => I6(4), I7 => I7(4),  
14     S => S, Y => y(4));
```


Listing 15: Instantiate Mux\_8\_to\_1 for bit2 bit3 and bit4

## 8-bit 8-to-1-Line Multiplexer VHDL Code - Six

```
1  bit5: Mux_8_to_1 PORT MAP (  
2      I0 => I0(5), I1 => I1(5), I2 => I2(5), I3 => I3(5),  
3      I4 => I4(5), I5 => I5(5), I6 => I6(5), I7 => I7(5),  
4      S => S, Y => y(5));  
5  
6  bit6: Mux_8_to_1 PORT MAP (  
7      I0 => I0(6), I1 => I1(6), I2 => I2(6), I3 => I3(6),  
8      I4 => I4(6), I5 => I5(6), I6 => I6(6), I7 => I7(6),  
9      S => S, Y => y(6));  
10  
11 bit7: Mux_8_to_1 PORT MAP (  
12     I0 => I0(7), I1 => I1(7), I2 => I2(7), I3 => I3(7),  
13     I4 => I4(7), I5 => I5(7), I6 => I6(7), I7 => I7(7),  
14     S => S, Y => y(7));
```

Listing 16: Instantiate Mux\_8\_to\_1 for bit5 bit6 and bit7

# 8-bit 8-to-1-Line Multiplexer Schematic



**Figure 7:**  $S[2:0]$  goes to all 8-to-1-Line Multiplexer to select the input vector.



# VHDL Conditional Signal Assignment Statements - One


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mux_8bit_8_1_ConSigASS is
5   Port ( IO, I1, I2, I3 : in STD_LOGIC_VECTOR (7 downto 0);
6         I4, I5, I6, I7 : in STD_LOGIC_VECTOR (7 downto 0);
7         S : in STD_LOGIC_VECTOR (2 downto 0);
8         Y : out STD_LOGIC_VECTOR (7 downto 0));
9 end Mux_8bit_8_1_ConSigASS;
```

Listing 17: The port declaration is identical to concurrent assignment statement implementation.

## VHDL Conditional Signal Assignment Statements - Two

```
1
2 architecture Behavioral of Mux_8bit_8_1_ConSigASS is
3
4 begin
5 Y<=I0 after 15ns when s(2)='0' and S(1)='0' and S(0)='0' else
6   I1 after 15ns when s(2)='0' and S(1)='0' and S(0)='1' else
7   I2 after 15ns when s(2)='0' and S(1)='1' and S(0)='0' else
8   I3 after 15ns when s(2)='0' and S(1)='1' and S(0)='1' else
9   I4 after 15ns when s(2)='1' and S(1)='0' and S(0)='0' else
10  I5 after 15ns when s(2)='1' and S(1)='0' and S(0)='1' else
11  I6 after 15ns when s(2)='1' and S(1)='1' and S(0)='0' else
12  I7 after 15ns when s(2)='1' and S(1)='1' and S(0)='1' else
13    "00000000";
14 end Behavioral;
```


Listing 18: These statements make the design easier but we will not use them because they abstract the under underlying hardware architecture.



Conditional Signal Assignment Statements  
may not be used for the CSU22022  
Coursework


Figure 8:

## Positive-Edge-Triggered D Flip-Flop - Third Example



**Figure 9:** See the **Sixth Lecture** for VHDL code.

# 8-bit Register




**Figure 10:** Implementation of a 8-bit Register

# Positive-Edge-Triggered D Flip-Flop - Process

```
1 entity D_Flip_Flop_PEdge_Process is
2     Port ( CLK, D : in STD_LOGIC;
3           Q, Q_not : out STD_LOGIC);
4 end D_Flip_Flop_PEdge_Process;
5 architecture Behavioral of D_Flip_Flop_PEdge_Process is
6     signal state : std_logic;
7     constant NOT_gate_delay : Time := 7ns;
8 begin
9     Q <= state;
10    Q_not <= not state after NOT_gate_delay;
11    process(CLK)
12    begin
13        if (CLK'event and CLK='1') then
14            state <= D;
15        end if;
16    end process;
17 end Behavioral;
```

Listing 19: A process makes the design easier but we will not use them because they abstract the hardware architecture.



Processes  
may not be used in design files  
for the CSU22022  
Coursework!  
Exceptions are simulation files  
and memory in design files

**Figure 11:**