

CSU22022 Computer Architecture I

Fifth Lecture

Michael Manzke

2023-2024

Trinity College Dublin

2-to-1-Line Multiplexer




Figure 1: 2-to-1-Line Multiplexer Schematic

S	Y
0	I_0
1	I_1


Table 1: 2-to-1-Line Multiplexer Truth Table

2-to-1-Line Multiplexer VHDL Code



```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mux_2_to_1 is
5     Port (I0, I1, S : in STD_LOGIC;
6           Y : out STD_LOGIC);
7 end Mux_2_to_1;
8
9 architecture Behavioral of Mux_2_to_1 is
10     signal S_not, and0, and1 : std_logic;
11 begin
12     S_not <= not S after 3ns;
13     and0 <= I0 and S_not after 4ns;
14     and1 <= I1 and S after 4ns;
15     Y <= and0 or and1 after 2ns;
16 end Behavioral;
```

Listing 1: This code implements a 2-to-1-Line Multiplexer

2-to-1-Line Multiplexer - $S = 0$



2-to-1-Line Multiplexer - $S = 1$



8-to-1-Line Multiplexer

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

Table 2: 8-to-1-Line Multiplexer Truth Table

8-input Logic OR Gate




Figure 2: A 8-input logic OR gate requires seven OR gates

3-input Logic OR gate Example

A	B	C	$Y = A \vee B \vee C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Table 3: 3-input Logic OR gate Truth Table

8-input Logic OR Gate VHDL Code

```
1 entity OR8inputs is
2     Port ( or0, or1, or2, or3   : in STD_LOGIC;
3           or4, or5, or6, or7   : in STD_LOGIC;
4           Y : out STD_LOGIC);
5 end OR8inputs;
6 architecture Behavioral of OR8inputs is
7     signal l1or0, l1or1, l1or2, l1or3 : std_logic;
8     signal l2or0, l2or1 : std_logic;
9 begin
10    l1or0 <= or0 or or1 after 8ns;
11    l1or1 <= or2 or or3 after 8ns;
12    l1or2 <= or4 or or5 after 8ns;
13    l1or3 <= or6 or or7 after 8ns;
14    l2or0 <= l1or0 or l1or1 after 8ns;
15    l2or1 <= l1or2 or l1or3 after 8ns;
16    Y <= l2or0 or l2or1 after 8ns;
17 end Behavioral;
```

Listing 2: This code implements the 8-input logic OR gate

8-to-1-Line Multiplexer




Figure 3: 8-to-1-line multiplexer schematic

8-to-1-Line Multiplexer - OR Logic




Figure 4: 8-input logic OR gate

8-to-1-Line Multiplexer - AND Logic




Figure 5: Implements truth table 2

AND and OR Logic




Figure 6: 3-input AND gates

8-to-1-Line Multiplexer - VHDL Code - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity Mux_8_to_1 is
5     Port ( IO, I1, I2, I3 : in STD_LOGIC;
6           I4, I5, I6, I7 : in STD_LOGIC;
7           S : in STD_LOGIC_VECTOR (2 downto 0);
8           Y : out STD_LOGIC);
9 end Mux_8_to_1;
```

Listing 3: 8-to-1-Line Multiplexer entity

8-to-1-Line Multiplexer - VHDL Code - Two

```
1 architecture Behavioral of Mux_8_to_1 is
2
3     signal S0_not, S1_not, S2_not : std_logic;
4
5     signal and00, and01, and02, and03 :std_logic;
6
7     signal and10, and11, and12, and13 :std_logic;
8     signal and14, and15, and16, and17 :std_logic;
9
10    signal and20, and21, and22, and23 :std_logic;
11    signal and24, and25, and26, and27 :std_logic;
12
13    signal l1or0, l1or1, l1or2, l1or3 : std_logic;
14    signal l2or0, l2or1 : std_logic;
```

Listing 4: 8-to-1-Line Multiplexer signal

8-to-1-Line Multiplexer - VHDL Code - Three

```
1 begin
2     S0_not <= not S(0) after 3ns;
3     S1_not <= not S(1) after 3ns;
4     S2_not <= not S(2) after 3ns;
5
6     and00 <= S2_not and S1_not after 2ns;
7     and10 <= and00 and S0_not after 2ns;
8     and20 <= and10 and I0 after 2ns;
9     and11 <= and00 and S(0) after 2ns;
10    and21 <= and11 and I1 after 2ns;
11
12    and01 <= S2_not and S(1) after 2ns;
13    and12 <= and01 and S0_not after 2ns;
14    and22 <= and12 and I2 after 2ns;
15    and13 <= and01 and S(0) after 2ns;
16    and23 <= and13 and I3 after 2ns;
```

Listing 5: Concurrent Assignment Statements

8-to-1-Line Multiplexer - VHDL Code - Four

```
1    and02 <= S(2) and S1_not after 2ns;  
2    and14 <= and02 and S0_not after 2ns;  
3    and24 <= and14 and I4 after 2ns;  
4    and15 <= and02 and S(0) after 2ns;  
5    and25 <= and15 and I5 after 2ns;  
6  
7    and03 <= S(2) and S(1) after 2ns;  
8    and16 <= and03 and S0_not after 2ns;  
9    and26 <= and16 and I6 after 2ns;  
10   and17 <= and03 and S(0) after 2ns;  
11   and27 <= and17 and I7 after 2ns;
```

Listing 6: Concurrent Assignment Statements

8-to-1-Line Multiplexer - VHDL Code - Five

```
1      l1or0 <= and20 or and21 after 4ns;  
2      l1or1 <= and22 or and23 after 4ns;  
3      l1or2 <= and24 or and25 after 4ns;  
4      l1or3 <= and26 or and27 after 4ns;  
5  
6      l2or0 <= l1or0 or l1or1 after 4ns;  
7      l2or1 <= l1or2 or l1or3 after 4ns;  
8  
9      Y <= l2or0 or l2or1 after 4ns;  
10  
11 end Behavioral;
```

Listing 7: Concurrent Assignment Statements

8-to-1-Line Multiplexer Example




Figure 7: $S = '110'$ selects I6 as input

Multiplexer to select Register in the Register File




Figure 8: SA,SB,TA and TB provide the address for the Multiplexer 20/20