# **CSU22022 Computer Architecture I**


Ninth Lecture - Testbench

Michael Manzke

2023-2024

Trinity College Dublin

#### **Simulation**



**Figure 1:** The Unit Under Test (UUT) OR\_XXXXXXXX and the testbench OR\_XXXXXXXX\_TB

## Design Entity - OR\_XXXXXXXX

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
3
  entity OR_XXXXXXXX is
      Port ( x : in STD_LOGIC;
5
              v : in STD_LOGIC;
6
              F : out STD_LOGIC);
7
  end OR_XXXXXXXX;
9
  architecture Behavioral of OR_XXXXXXXX is
11
  begin
12
13
      F <= x or y after 7ns;
14
15
16 end Behavioral;
```

Listing 1: The design entity describes the hardware

#### Testbench Entity - OR\_XXXXXXXXXTB - One

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity OR_XXXXXXXX_TB is
5 -- we don't need paorts
6 end OR_XXXXXXXX_TB;
7
  architecture Simulation of OR XXXXXXXX TB is
9
     -- Component Declaration for the Unit Under Test (UUT)
10
      COMPONENT OR_XXXXXXXX
11
      Port ( x : in STD_LOGIC;
12
              y : in STD_LOGIC;
13
              F : out STD_LOGIC);
14
      END COMPONENT;
15
```

Listing 2: The testbench entity instantiates the UUT and generates into to the UUT.

#### Testbench Entity - OR\_XXXXXXXX\_TB - Two

```
-- Inputs Signals
1
     signal x_TB : STD_LOGIC := '0';
2
     signal y_TB : STD_LOGIC := '0';
3
     --Output Signal
4
     signal F_TB : STD_LOGIC := '0';
5
     -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
6
     constant StudentID : STD_LOGIC_VECTOR (27 downto 0) := x"
7
      191D9ED":
8
   begin
    -- Instantiate the Unit Under Test (UUT)
9
    uut: OR_XXXXXXXX PORT MAP (
10
             x => x_TB,
11
             y => y_TB,
            F \Rightarrow F_TB
13
           );
14
```

Listing 3: The testbench entity instantiates the UUT and generates into to the UUT.

#### Testbench Entity - OR\_XXXXXXXX\_TB - Three

```
1
2
    stim_proc: process
3
     begin
        x_TB <= '0'; y_TB <= '0'; -- case A
4
        wait for 20 ns;
5
        x_TB <= '0'; y_TB <= '1'; -- case B
6
        wait for 20 ns;
7
        x_TB <= '1'; y_TB <= '0'; -- case C
8
        wait for 20 ns;
9
        x_TB <= '1'; y_TB <= '1'; -- case D
10
        wait for 20 ns;
11
   end process;
13 end Simulation;
```

Listing 4: The testbench entity instantiates the UUT and generates into to the UUT.

#### **Testbench**

- We require a testbench for every entity
- These entities may have instantiated other entities.
  - Instantiated entities will have their own testbench entities
- A testbench allows us to generate input to the design entity (UUT)
- We can change the input to he UUT over time

#### **Testbench Entity - Ports**

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity OR_XXXXXXXX_TB is
5 -- we don't need ports
6 end OR_XXXXXXXX_TB;
```

Listing 5: The testbench entity has no ports

### **Testbench Entity - Component Declaration**

```
-- Component Declaration for the Unit Under Test (UUT)

COMPONENT OR_XXXXXXXX

Port ( x : in STD_LOGIC;

y : in STD_LOGIC;

F : out STD_LOGIC);

END COMPONENT;
```

Listing 6: The testbench entity must declare the component under test in its architecture

The component name and the component ports are those of the Unit Under Test (UUT)

#### **Testbench Entity - signal Declaration**

```
-- Inputs Signals
1
    signal x_TB : STD_LOGIC := '0';
2
     signal v_TB : STD_LOGIC := '0';
3
     --Output Signal
4
    signal F_TB : STD_LOGIC := '0';
5
6
    -- StudentID e.g. 26 33 57 25(DEC) = 1 91 D9 ED(HEX)
7
8
     constant StudentID : STD LOGIC VECTOR (27 downto 0) := x"
     191D9ED";
```

Listing 7: The testbench entity must declare input and out signals for all the ports of the UUT in its architecture

For this cousework, we also define a constant with our studentID. This constant must be shown simulation output.

## Testbench Entity - Instantiate the Unit Under Test (UUT)

Listing 8: In the architecture after the begin we instantiate the previously declared component and connect the simulation signals to it.

### Testbench Entity - stim\_proc: process

```
stim_proc: process
1
     begin
2
        x_TB <= '0'; y_TB <= '0'; -- case A
3
        wait for 20 ns;
4
        x_TB <= '0'; y_TB <= '1'; -- case B
5
        wait for 20 ns;
6
7
        x_TB <= '1'; y_TB <= '0'; -- case C
8
       wait for 20 ns;
        x_TB <= '1'; y_TB <= '1'; -- case D
g
        wait for 20 ns;
10
     end process;
11
```

Listing 9: The stim\_proc: process runs all the time and generates intput signals for the Unit Under Test (UUT)

### **Testbench Entity - For Clocked Designs**

```
Clk_TB <= not CLK_TB after PERIOD/2;</pre>
1
2
     stim_proc: process
3
     begin
         wait until CLK_TB'event and CLK_TB='1';
4
         D TB <= '0' after PERIOD/4:
                                                        -- Case A
5
        wait until CLK_TB'event and CLK_TB='1';
6
        D TB <= '0' after PERIOD/4:
                                                        -- Case B
7
        wait until CLK_TB'event and CLK_TB='1';
8
g
        D TB <= '1' after PERIOD/4:
                                                        -- Case C
10
        wait until CLK_TB'event and CLK_TB='1';
        D TB <= '0' after PERIOD/4:
                                                        -- Case D
11
        wait until CLK_TB'event and CLK_TB='1';
12
        D_TB <= '1' after PERIOD/4;</pre>
                                                        -- Case E
13
         wait until CLK_TB'event and CLK_TB='1';
14
     end process;
15
16 end Simulation;
```

Listing 10: Simulation for a clocked design