


02	⊖	pop	
01	⊕	push + a	
04	⊕	divine	
05	⊕	dup + i	
09	○ ¹⁶	swap + i	
08	○	nop	
06	⊖	skiz	
13	○	call + d	
12	○	return	
16	○	recurse	
10	⊖	assert	
00	○	halt	
20	○ ¹	read_mem	
24	○	write_mem	
28	○ ¹⁰	hash	
32	○ ¹¹	divine_sibling	st12 % 2 = 0 ⇒ left node
36	○	assert_vector	
14	⊖ ¹	add	
18	⊖ ¹	mul	
40	○ ¹	invert	
44	⊕ ²	split	hi → st0'
22	⊖ ¹	eq	
48	⊕ ²	lsb	
52	○ ³	xxadd	
56	○ ³	xxmul	
60	○ ³	xinvert	
26	⊖ ³	xbmul	st0 · (st1, st2, st3)
64	⊕	read_io	
30	⊖	write_io	

Table	Base Columns																						
Program	Address				Instruction		IsPadding																
Instruction	Address				CI	NIA	IsPadding																
Processor	CLK	IsPadding	IP	PI	CI	NIA	IB0	...	IB6	JSP	JS0	JSD	ST0	...	ST15	OSP	OSV	HV0	...	HV3	RAMP	RAMV	
OpStack	CLK	clk.di	IB1 ($\hat{=}$ shrink stack)													OSP	OSV						
RAM	CLK	clk.di			PI	bcpc0		bcpc1											RAMDiffInv		RAMP	RAMV	
JumpStack	CLK	clk.di				CI					JSP	JS0	JSD										
Hash	RoundNumber													ST0	...	ST15	CONSTANT0A		...	CONSTANT15B			

#clk	instruction
2	neg
4	sub
68	is_u32
139	split_assert
146	lte
148	lt
295	and
301	xor
195	reverse
164	div



$p = 18446744069414584321$		
i	$\mathbb{F}_p(1/i)$	$-\mathbb{F}_p(1/i)$
2	092...161	922...160
3	122...881	614...440
4	138...241	461...080
5	147...457	368...864
6	153...601	307...720

	base	ext	Σ
Program	3	1	4
Instruction	4	2	6
Processor	43	11	54
OpStack	5	2	7
RAM	8	6	14
JumpStack	6	2	8
Hash	49	2	51
Σ	118	26	144

	init	cons	trans	term	Σ
Program	2	1	3		6
Instruction	3	1	5		9
Processor	37	11	75	2	125
OpStack	5		6		11
Ram	8		14	1	23
JumpStack	6		8		14
Hash	3	38	21		62
Cross-Table				1	1
Σ	64	51	132	4	251