COMILLA UNIVERSITY

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

2nd Year 2nd Semester Final 2019

Course Code: CSE-2206 Course Title: Computer Architecture & Organization Session: 2017-2018 Full Marks: 60 Time: 3 Hours (Answer any 05 (five) questions from the following) State Amdahl's law for multiprocessors with necessary equation and graph. [3] a. What is the overall speedup if you make 90% of a program 10 times faster? b. [2] Explain the principles of Cache Memory. c. [3] Draw the typical Cache organization. d. [2] Conclude the general relationship among access time, memory cost and capacity. e. [2] 2. There is a Sequence of nine memory references to an empty eight-block cache, a. [4] including the action for each reference. Show the contents of the cache change on each miss and after handling all misses of address. Decimal Address 22 26 22 26 16 3 16 18 16 of Reference Miss Miss Hit or Miss Miss Miss Hit Hit Hit Miss Hit How does an implementation of 2-way cache compare with that of a fullyb. [4] associative cache? Describe four states of a simple cache controller. c. [4] 3. Explain Flynn classification. [3] · b. Draw the block diagram of Intel Core i7-990X. [3] Why designers choice a multicore organization rather than increase parallelism c. [3] within a single processor? Give your reasons. d. Explain the register organization of Intel 8086 processor. [3] Consider the instruction "ADD R1, (R2)". Now write down the corresponding [3] Micro instruction and control sequence for the given instruction. b. How Pipeline Works? [3] What are the advantages and disadvantages of Hardware Control Unit? c. [2] Write the functionality of Microprogrammed Control Unit. d. [2] What are the primary benefits of parallel processing systems? e. [2]

[4] Draw the block diagram of the CPU and describe how instructions are executed 5. a. inside it. [4] Describe the construction of main memory which has 1MB space and each cell b. contains 16bit data. [4] Suppose address of A=1001, address of B=1010, address of C=1011, and content of A=01, content of B=10. Execute the instruction C=A+B and explain it according to the block diagram of CPU. Briefly define the main structural components of a processor. [3] a. [3] b. Explain the structure and memory format of IAS computer. [3] c. List out the key characteristics of a computer family. [3] A benchmark program is run on a 40 MHz processor. The executed program d. consists of 100,000 instruction executions, with the following instruction mix and clock cycle count: Cycles per Instruction Instruction Type Instruction Count Integer arithmetic 45000 2 32000 Data transfer 2 Floating point 15000 8000 Control transfer Determine the effective CPI, MIPS rate and execution time for this program. [4] 7. Describe different types of Hazards in pipelining. a. Draw the diagram of Microarchitecture of AMD Opteron X4 pipeline. [4] b. Find the average time to read or write a 512-byte sector for a typical disk rotating [4] at 15,000 RPM. The advertised average seek time is 4 ms, the transfer rate is 100MB/sec, and the controller overhead is 0.2 ms. Assume the disk is idle so that there is no waiting time. What are the major strategical differences among sequential access, direct access [3] 8. a. and random access? Clarify the following terms: [3] b. i. **EPROM** ii. **EEPROM** iii. **SRAM** Explain the Booth's algorithm for Two's complement multiplication. [3] c. Show the differences among positive overflow, exponent overflow and significant [3] d. overflow.