NEC Microcomputers, Inc.



DIGITAL SIGNAL PROCESSOR

DESCRIPTION

The NEC μ PD7720 Signal Processing Interface (SPI) is an advanced-architecture microcomputer optimized for signal processing algorithms. Its speed and flexibility allow the SPI to implement signal processing functions efficiently in a wide range of environments and applications.

The NEC SPI is the state of the art in signal processing today, and for the future.

APPLICATIONS

- Speech Synthesis and Analysis
- Digital Filtering
- Fast Fourier Transforms (FFT)
- Dual-Tone Multi-Frequency (DTMF) Transmitters/Receivers
- High Speed Data Modems
- Equalizers
- Adaptive Control
- Sonar/Radar Image Processing
- Numerical Processing

PERFORMANCE BENCHMARKS

•	Second Order Digital Filter (BiQuad)	·2.25 μs
•	SINE/COS of Angles	5.25 μs
•	μ/A LAW to Linear Conversion	0.50 μs
•	FFT: 32 Point Complex	0.7 ms
	64 Point Complex	1.6 ms


FEATURES

- Fast Instruction Execution 250 ns/8 mHz clock
- 16 Bit Data Word
- Multi-Operation Instructions for Optimizing Program Execution
- Large Memory Capacities

- Program ROM	512 x 23 Bits
 Coefficient ROM 	510 x 13 Bits
- Data RAM	128 x 16 Bits

- Fast (250 ns) 16 x 16 31-Bit Multiplier
- Dual Accumulators
- Four Level Subroutine Stack for Program Efficiency
- Multiple I/O Capabilities
 - Serial
 - Parallel
 - DMA
- Compatible with Most Microprocessors, Including:
 - $\mu PD8080$
 - $\mu PD8085$
 - $-\mu PD8086$
 - $\mu PD780 (Z80^{TM*})$
- Power Supply +5V
- NMOS Technology
- Package 28 Pin Dip

Rev/1




Fabricated in high-speed NMOS, the µPD7720 SPI is a complete 16-bit microcomputer FUNCTIONAL DESCRIPTION on a single chip. ROM space is provided for program and coefficient storage, while the on-chip RAM may be used for temporary data, coefficients and results. Computational power is provided by a 16-bit Arithmetic/Logic Unit (ALU) and a separate 16 x 16 bit fully parallel multiplier. This combination allows the implementation of a "sum of products" operation in a single 250 nsec instruction cycle. In addition, each arithmetic instruction provides for a number of data movement operations to further increase throughput. Two serial I/O ports are provided for interfacing to codecs and other serially-oriented devices while a parallel port provides both data and status information to conventional µP for more sophisticated applications. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand alone microcomputer.

Memory is divided into three types: Program ROM, Data ROM, and Data RAM. The 512 x 23 bit words of Program ROM are addressed by a 9-bit Program Counter which can be modified by an external reset, interrupt, call, jump, or return instruction.

The Data ROM is organized in 512 x 13 bit words and is also addressed through a 9-bit ROM pointer (RP Reg.) which may be modified as part of an arithmetic instruction so that the next value is available for the next instruction. The Data ROM is ideal for storing the necessary coefficients, conversion tables and other constants for all your processing needs.

The Data RAM is 128 x 16 bit words and is addressed through a 7-bit Data Pointer (DP Reg.). The DP has extensive addressing features that operate simultaneously with arithmetic instructions so that no added time is taken for addressing or address



MEMORY



	·		* ***
PIN	NAME	1/0	FUNCTION
1	NC	ı	No Connection.
2	DACK	l	DMA Request Acknowledge. Indicates to the μPD7720 that the Data Bus is ready for a DMA transfer. (DACK = CS • A ₀ = 0)
3	DRQ	0	DMA Request signals that the µPD7720 is requesting a data transfer on the Data Bus.
4,5	P ₀ , P ₁	0	P ₀ , P ₁ are general purpose output control lines.
6-13	D ₀ -D ₇	I/O Tristate	Port for data transfer between the Data Register or Status Register and Data Bus.
14	GND		
15	CLK	ı	Single phase Master Clock input.
16	RST	I	Reset initializes the μ PD7720 internal logic and sets the PC to 0.
17	INT	1	Interrupt. A low to high transition on this pin will (if interrupts are enabled by the program) execute a call instruction to location 100H.
18	SCK	I	Serial Data Input/Output Clock.
19	SIEN	ı	Serial Input Enable. This line enables the shift clock to the Serial Input Register.
20	SOEN	ľ	Serial Output Enable. This pin enables the shift clock to the Serial Output Register.
21	SI	l	Serial Data Input. This pin inputs 8 or 16 bit serial data words from an external device such as an A/D converter.
22	SO	0	Serial Data Output. This pin outputs 8 or 16 bit data words to an external device such as an D/A converter.
23	SORQ	0	Serial Data Output Request. Specifies to an external device that the Serial Data Register has been loaded and is ready for output. SORQ is reset when the entire 8 or 16 bit word has been transferred.
24	WR	1	Write Control Signal writes the contents of data bus into the Data Register.
25	RD	I I	Read Control Signal. Enables an output to the Data Port from the Data or Status Register.
26	CS	i	Chip Select. Enables data transfer with Data or Status Port with \overrightarrow{RD} or \overrightarrow{WR} .
27	A ₀	ı	Selects Data Register for Read/Write (low) or Status Register for read (high).
28	Vcc		+5V Power

₩PD7720

General

ARITHMETIC CAPABILITIES

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multipler, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and moving data between internal registers in a single instruction cycle.

ALU

The ALU is a 16-bit 2's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

Accumulators (ACCA/ACCB)

Associated with the ALU are a pair of 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). In addition to Zero Result, Sign Carry, and Overflow Flags, the SPI incorporates auxilliary Overflow and Sign Flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign up to as many as 3 successive additions or subtractions.

FLAG A	SA1	SA0	CA	ZA	OVA1	OVA0
FLAG B	SB1	SB0	СВ	ZB	OVB1	OVB0

ACC A/B FLAG REGISTERS

Sign Register (SGN)

When OVA1 (or OVB1) is set, the SA1 (or SB1) bit will hold the corrected sign of the overflow. The SGN Register will use SA1 (SB1) to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated value.

Multiplier

Thirty-one bit results are developed by a 16 \times 16-bit 2's complement multiplier in 250 ns. The result is automatically latched in 2 16-bit registers M&N (LSB in N is zero) at the end of each instruction cycle. The ability to have a new product available, and to be able to use it in each instruction cycle, provides significant advantages in maximizing processing speed for real time signal processing.

Stack


The SPI contains a 4-level program stack for efficient program usage and interrupt handling.

Interrupt

A single level interrupt is supported by the SPI. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register is automatically reset to 0 thus disabling the interrupt facilities until reenabled under program control.


INPUT/OUTPUT General

The NEC SPI has 3 communication ports: 2 serial and one 8-bit parallel, each with their own control lines for interface handshaking. The parallel port also includes DMA control lines (DRQ and DACK) for high speed data transfer and reduced processor overhead. A general purpose 2 bit output (see Figure 1) port rounds out a full complement of interface capability.



Serial I/O

Two shift registers (SI, SO) that are software-configurable to 8 or 16 bits and are externally clocked (SCK) provide simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs.



- 1 Data clocked out on falling edge of SCK, and valid on rising of SCK.
- 2 Data clocked in on rising edge of SCK.
- 3 Broken line denotes consecutive sending of next data.

PARALLEL I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status. Data transfer is handled through a 16-bit Data Register (DR) that is software-configurable for double or single byte data transfers. The port is ideally suited for operating with 8080, 8085 and 8086 processor buses and may be used with other processors and computer systems.

PARALLEL R/W OPERATION

ĊŚ	A ₀	WR	RĎ	OPERATION
1 X	X	X 1	x }	No effect on internal operation. Do-D7 are at high impedance levels.
0	0	0	1	Data from D ₀ -D ₇ is latched to DR ①
0	0	1	0	Contents of DR are output to D ₀ -D ₇ ①
0	1	0	1	Illegal
0	1	1	0	Eight MSBs of SR are output to D ₀ -D ₇
0	X	0	0	Illegal

① Eight MSBs or 8 LSBs of data register (DR) are used depending on DR status bit (DRS).

The condition of $\overline{DACK} = 0$ is equivalent to $A_0 = \overline{CS} = 0$.

Status Register (SR)

I	MSB		,													LSB
	<u>"</u>	D	.0	Ø	<u>,</u>	4.	Ó	B	1						1	
	RQM	USF1	USF0	DRS	DMA	DRC	soc	SIC	ΕI	0	0	0	0	0	P1	PO

The status register is a 16-bit register in which the 8 most significant bits may be read by the system's MPU for the latest I/O and processing status.

RQM - (Request for Master): A read or write from DR to IDB sets RQM = 1. An

Ext read (write) resets RQM = 0.

USF1 - (User Flag 1):

General purpose flags which may be read by an external

USF0 — (User Flag 0): ∫

processor for user defined signalling

DRS - (DR Status):

For 16 bit DR transfers (DRC = 0) DRS = 1 after

first 8 bits have been transferred, DRS = 0 after all

16 bits

DMA- (DMA Enable):

DMA = 0 (Non DMA transfer mode)

DMA = 1 (DMA transfer mode)

DRC - (DR Control):

DRC = 0 (16 bit mode), DRC = 1 (8 bit mode)

SOC - (SO Control):

SOC = 0 (16 bit mode), SOC = 1 (8 bit mode)

SIC - (SI Control):

SIC = 0 (16 bit mode), SIC = 1 (8 bit mode)

EI - (Enable Interrupt):

EI = 0 (interrupts disabled), EI = 1 (interrupts enabled)

PO/P1 (Ports 0 and 1):

PO and P1 directly control the state of output pins PO

and P1

INSTRUCTIONS

The SPI has 3 types of instructions all of which are one word, 23 bits long and execute in 250 ns.

A) Arithmetic/Move-Return (OP = 00/RT = 01)

	22 21	20 19	18	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ОР	0 0	P- SELECT		ALU		A S L	D	PL	D	PH-N	Λ	z a D O e		SF	ìC			DS	ŝΤ	
RT	0 1		Same as OP instruction																	

There are two instructions of this type, both of which are capable of executing all ALU functions listed in Table 2 on the value specified by the ALU input, i.e., P Select Field (see Table 1).

Table 1. OP, RT

	P Select Field	
Mnemonic	D ₂₀ D ₁₉	ALU Input
RAM	0 0	RAM
IDB	0 1	*Internal Data Bus
М	1 0	M Register
N	1 1	N Register

^{*}Any value on the on-chip data bus. Value may be selected from any of registers listed in Table 7 source register selections.

Table 2. OP, RT

Flags Affected

		ALU	Field			Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Mnemonic	D ₁₈	D ₁₇	D ₁₆	D15	ALU Function	Flag B	SB1	SB0	СВ	ZB	OVB1	OVB0
NOP	0	0	0	0	No Operation		-	1	_	-	-	_
OR	0	0	0	1	OR		x	‡	Ø	‡	Ø	Ø
AND	0	0	1	0	AND		x	‡	Ø	‡	ø	ø
XOR	0	0	1	1	Exclusive OR		×	‡	Ø	‡	Ø	Ø
SUB	0	1	0	0	Subtract		‡	‡	‡	‡	‡	‡
ADD	0	1	0	1	ADD		‡	‡	‡	‡	‡	‡
SBB	0	1	1	0	Subtract with Borrow		‡	‡	‡	‡	‡	‡
ADC	0	1	1	1	Add with Carry		‡	‡	‡	‡	‡	‡
DEC	1	0	0	0	Decrement ACC		‡	\$	‡	‡	#	‡
INC	1	0	0	1	Increment ACC		‡	\$	\$	‡	‡	‡
CMP	1	0	1	0	Complement ACC (1's Complement)		X	\$	Ø	‡	Ø	Ø
SHR1	1	0	1	1	1-bit R-Shift		×	\$	‡	‡	Ø	Ø
SHL1	1	1	0	0	1-bit L-Shift		×	‡	‡	‡	Ø	Ø
SHL2	1	1	0	1	2-bit L-Shift		×	‡	Ø	‡	ø	Ø
SHL4	1	1	1	0	4-bit L-Shift	ļ	×	‡	Ø	‡	ø	Ø
XCHG	1	1	1	1	8-bit Exchange		×	\$	Ø	‡	Ø	Ø

May be affected, depending on the results
 Provious status can be held
 Reset
 Indefinite

Table 3. OP, RT

	ASL Field	
Mnemonic	D ₁₄	ACC Selection
ACCA	0	Acc A
ACCB	1	ACC B

Table 4. OP, RT

	DPL	Field	
Mnemonic	D ₁₃	D ₁₂	DP ₃ -DP ₀
DPNOP	0	0	No Operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

Table 5. OP, RT

	DP	₍ -M Fi	eld								
Mnemonic	D ₁₁	D ₁₀	Dg	Exclusive OR							
МО	0	0	0	(DP ₆	DP ₅	DP ₄)	¥	(0	0	0)	
M1	0	0	1	DP ₆	DP ₅	DP ₄	¥	(0	0	1)	
M2	0	1	0	DP ₆	DP ₅	DP4	¥	(0	1	0)	
мз	0	1	1	DP ₆	DP ₅	DP4	¥	(0	1	1)	
M4	1	0	0	DP ₆	DP ₅	DP4	¥	(1	0	0)	
M5	1	0	1	DP ₆	DP ₅	DP4	¥	(1	0	1).	
М6	1	1	0	DP ₆	DP5	DP ₄	¥	(1	1	0)	
M7	1	1	1	DP ₆	DP ₅	DP ₄	¥	(1	1	1)	

Table 6. OP,RT

	RPDCR	
Mnemonic	D ₈	Operation
RPNOP	0	No Operation
RPDEC	1	Decrement RP

Besides the arithmetic functions these instructions can also modify (1) the RAM Data Pointer DP, (2) the Data ROM Pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in Tables 7 and 8 respectively). The difference in the two instructions of this type is that one executes a subroutine or interrupt return at the end of the instruction cycle while the other does not.

Table 7. OP, RT

	SRC Field		d		
Mnemonic	D ₇ D ₆ D ₅ D ₄		D ₄	Specified Register	
NON	0	0	0	0	NO Register
Α	0	0	0	1	ACC A (Accumulator A)
В	0	0	1	0	ACC B (Accumulator B)
TR	0	0	1	1	TR Temporary Register
DP	0	1	0	0	DP Data Pointer
RP	0	1	0	1	RP ROM Pointer
RO	0	- 1	1	0	RO ROM Output Data
SGN	0	1	1	1	SGN Sign Register
DR	1	0	0	0	DR Data Register
DRNF	1	0	0	1	DR Data No Flag ①
SR	1	0	1	0	SR Status
SIM	1	0	1	1	SI Serial in MSB ②
SIL	1	1	0	0	SI Serial in LSB ③
К	1	1	0	1	K Register
L	1	1	1	0	L Register
MEM	1 .	1	1	1	RAM

- ① DR to IDB RQM not set. IN DMA DRQ not set.
- ② First bit in goes to MSB, last bit to LSB.
- 3 First bit in goes to LSB, last bit to MSB (bit reversed).

Table 7 — List of Registers Specified by the Source Field (SRC)

Table 8. OP, RT, LD

	DST Field				·
Mnemonic	D3	D ₂	D ₁	D ₀	Specified Register
@NON	0	0	0	0	NO Register
@A	0	0	0	1	ACC A (Accumulator A)
@B	0	0	1	0	ACC B (Accumulator B)
@TR	0	0	1	1	TR Temporary Register
@DP	0	1	0	0	DP Data Pointer
@RP	0	1	0	1	RP ROM Pointer
@DR	0	1	1	0	DR Data Register
@SR	0	1	1	1	SR Status Register
@SOL	1	0	0	0	SO Serial Out LSB ①
@SOM	1	0	0	1	SO Serial Out MSB ②
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	IDB → K ROM → L ③
@KLM	1	1	0	0	Hi RAM → K IDB → L ④
@L	1	1	0	1	L (Mult)
@NON	1	1	1	0	NO Register
@МЕМ	1	1	1	1	RAM

- ① LSB is first bit out.
- 2 MSB is first bit out.
- 3 Internal data bus to K and ROM to L register.
- Contents of RAM address specified by DP₆ = 1 (i.e., 1, DP₅, DP₄,-DP₀) is placed in K register. IDB is placed in L.

- Table 8 - List of Registers Specified by the Destination Field (DST)

B) Jump/Call/Branch

22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

		,		
10	BRCH	CND	NA	

JP Instruction Field Specifications

Three types of execution address modification instructions are accommodated by the processor and are listed in Table 9. All of the instructions, if unconditional or the specified condition is true, take their next program execution address from the Next Address field (NA), otherwise PC = PC + 1.

Table 9. Branch Field Selections (BRCH)

20	19	18	Instruction
1	0	0	Unconditional jump
1	0	1	Subroutine call
0	1	.0	Conditional jump

For the conditional jump instruction, the condition field specifies the jump condition. Table 10 lists all the instruction mnemonics of the J/C/B OP codes.

The SPI offers all the execution modification instructions necessary for efficient data, I/O and arithmetic control.

Table 10. Condition Field Specifications

	BRCH/CND Fields								
Mnemonic	D ₂₀	D ₁₉	D ₁₈	D ₁₇	D ₁₆	D ₁₅	D ₁₄	D ₁₃	Conditions
JMP	1	0	0	0	0	0	0	0	Unconditional
CALL	1	0	1	0	0	0	0	0	Unconditional
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 0
JCB	0	1	0	0	0	0	1	1	CB = 1
JNZA	0	1	0	0	0	1	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVA0	0	1	0	0	1	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	OVB0 = 0
JOVB0	0	1	0	0	1	0	1	1	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	OVA1 = 1
JNOVB1	0	1	0	0	1	1	1	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1.	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	DPL = F (HEX)
JNSIAK	0	1	0	1	1	0	1	0	SI ACK = 0
JSIAK	0	1	0	1	1	0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	.0	1	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	RQM = 1

^{*}BRCH or CND values not in this table are prohibited.


µPD7720

C) Load Data (LD)

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1								10									/		D	ST	

The Load Data instruction will take the 16-bit value contained in the Immediate Data field (ID) and place it in the location specified by the Destination field (DST) (see Table 8).

Load Data Field Specifications



INSTRUCTION EXECUTION TIMING

ABSOLUTE MAXIMUM RATINGS*

Voltage (VCC Pin)	0.5 to +7.0 Volts ①
Voltage, Any Input	0.5 to +7.0 Volts ①
Voltage, Any Output	0.5 to +7.0 Volts ①
Operating Temperature	10°C to +70°C
Storage Temperature	65°C to +150°C

Note: 1 With respect to GND.

COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

DC CHARACTERISTICS

 $T_a = -10 \sim +70^{\circ}$ C, $V_{CC} = +5V \pm 5\%$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITION
Input Low Voltage	VIL	-0.5		8.0	٧	
Input High Voltage	ViH	2.0		V _{CC} +0.5	٧	
CLK Low Voltage	VøL	-0.5		0.45	٧	
CLK High Voltage	V _Ф Н	3.5		V _{CC} +0.5	٧	
Output Low Voltage	VOL			0.45	٧	IOL = 2.0 mA
Output High Voltage	Voн	2.4			٧	I _{OH} = -400 μA
Input Load Current	ILIL			-10	μА	VIN = 0V
Input Load Current	LIH			10	μΑ	VIN = VCC
Output Float Leakage	ILOL			-10	μΑ	V _{OUT} = 0.47V
Output Float Leakage	^I LOH			10	μΑ	Vout = Vcc
Power Supply Current	Icc		180	280	mA	

CAPACITANCE

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITION		
CLK, SCK Input Capacitance	C _φ			20	pF			
Input Pin Capacitance	CIN			10	pF	f _C = 1 MHz		
Output Pin Capacitance	COUT			20	pF	·		


 $T_a = -10 \sim +70^{\circ} C$, $V_{CC} = +5V \pm 5\%$


PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	CONDITION
CLK Cycle Time	φCY	123		2000	ns	
CLK Pulse Width	ΦD	60			ns	
CLK Rise Time	ΦR			10	ns	1
CLK Fall Time	ΦF			10	ns	1
Address Setup Time for RD	^t AR	0			ns	4
Address Hold Time for RD	tRA	0			ns	
RD Pulse Width	t _{RR}	250			ns	
Data Delay from RD	tRD			150	ns	CL = 100 pF
Read to Data Floating	tDF	10		100	ns	CL = 100 pF
Address Setup Time for WR	tAW	0			ns	
Address Hold Time for WR	tWA	0			ns	* .
WR Pulse Width	tww	250			ns	
Data Setup Time for WR	tDW	150			ns	
Data Hold Time for WR	tWD	0			ns	
DRQ Delay	tAM			150	ns	CL = 100 pF
SCK Cycle Time	tSCY	480		DC	ns	
SCK Pulse Width	tsck	230			ns	
SCK Rise/Fall Time	tRSC			20	ns	
SORQ Delay	†DRQ	30		150	ns	CL = 100 pF
SOEN Setup Time	tsoc	50			ns	
SOEN Hold Time	tcso	30			ns	
SO Delay	†DCK			150	ns	
SO Delay from SORQ	†DZRQ			300	ns	
SO Delay from SCK	tDZSC	*		300	ns	
SO Delay from SOEN	†DZE	•		180	ns	
SOEN to SO Floating	tHZE	*		300	ns	
SCK to SO Floating	tHZSC	*		200	ns	
SORO to SO Floating	tHZRO	70		300	ns	
SIEN, SI Setup Time	^t DC	50			ns	
SIEN, SI Hold Time	tCD	30			ns	
Po, P ₁ Delay	tDP			φCY + 150	ns	
RST Pulse Width	tRST	4			ФСΥ	
INT Pulse Width	TINT	8			ФСΥ	

^{*}To be specified

AC CHARACTERISTICS


¹ Voltage at measuring point of timing 1.0V and 3.0V






TIMING WAVEFORMS (CONT.)

WRITE OPERATION




DMA OPERATION




SERIAL INPUT/OUTPUT


TIMING WAVEFORMS (CON'T.)





*VOLTAGE AT THE MEASURING POINT OF $^{\rm t}_{\rm rSC}$ AND $^{\rm t}_{\rm fSC}$ in SCK Timing Timing (1) 3.0V


② 1.0V











The information presented in this document is believed to be accurate and reliable. It is subject to change without notice.

©1981 NEC Microcomputers, Inc.

Printed in U.S.A.

7720DS