STM32G484xE




Arm® Cortex®-M4 32-bit MCU+FPU, 170 MHz / 213DMIPS, 128 KB SRAM, rich analog, math acc, 184 ps 12 chan Hi-res timer, AES

Datasheet - production data

Features

- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- · Operating conditions:
 - V_{DD}, V_{DDA} voltage range: 1.71 V to 3.6 V
- Mathematical hardware accelerators
 - CORDIC for trigonometric functions acceleration
 - FMAC: filter mathematical accelerator
- Memories
 - 512 Kbytes of Flash memory with ECC support, two banks read-while-write, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
 - 96 Kbytes of SRAM, with hardware parity check implemented on the first 32 Kbytes
 - Routine booster: 32 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM)
 - External memory interface for static memories FSMC supporting SRAM, PSRAM, NOR and NAND memories
 - Quad-SPI memory interface
- · Reset and supply management
 - Power-on/power-down reset (POR/PDR/BOR)
 - Programmable voltage detector (PVD)
 - Low-power modes: sleep, stop, standby and shutdown
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 48 MHz crystal oscillator
 - 32 kHz oscillator with calibration
 - Internal 16 MHz RC with PLL option (± 1%)



- Internal 32 kHz RC oscillator (± 5%)
- Up to 107 fast I/Os
 - All mappable on external interrupt vectors
 - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 16-channel DMA controller
- 5 x 12-bit ADCs 0.25 μs, up to 42 channels. Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 7 x 12-bit DAC channels
 - 3 x buffered external channels 1 MSPS
 - 4 x unbuffered internal channels 15 MSPS
- 7 x ultra-fast rail-to-rail analog comparators
- 6 x operational amplifiers that can be used in PGA mode, all terminals accessible
- Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.95 V)
- 17 timers:
 - HRTIM (Hi-Resolution and complex waveform builder): 6 x16-bit counters, 184 ps resolution, 12 PWM
 - 2 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 3 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM

- channels, dead time generation and emergency stop
- 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
- 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
- 2 x watchdog timers (independent, window)
- 1 x SysTick timer: 24-bit downcounter
- 2 x 16-bit basic timers
- 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby
- · Communication interfaces
 - 3 x FDCAN controller supporting flexible data rate
 - 4 x I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop

- 5 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
- 1x LPUART
- 4 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I²S interface
- 1 x SAI (serial audio interface)
- USB 2.0 full-speed interface with LPM and BCD support
- IRTIM (infrared interface)
- USB Type-C[™] /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- AES: 128/256-bit key encryption hardware accelerator
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part number
STM32G484xE	STM32G484CE, STM32G484ME, STM32G484RE, STM32G484QE, STM32G484VE

STM32G484xE Contents

Contents

1	Intro	duction
2	Desc	ription
3	Func	tional overview
	3.1	Arm [®] Cortex [®] -M4 core with FPU
	3.2	Adaptive real-time memory accelerator (ART accelerator) 18
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	Embedded SRAM
	3.6	Multi-AHB bus matrix
	3.7	Boot modes
	3.8	CORDIC
	3.9	Filter mathematical accelerator (FMAC)
	3.10	Cyclic redundancy check calculation unit (CRC)
	3.11	Power supply management
		3.11.1 Power supply schemes
		3.11.2 Power supply supervisor
		3.11.3 Voltage regulator
		3.11.4 Low-power modes
		3.11.5 Reset mode
		3.11.6 VBAT operation
	3.12	Interconnect matrix
	3.13	Clocks and startup
	3.14	General-purpose inputs/outputs (GPIOs)
	3.15	Direct memory access controller (DMA)
	3.16	DMA request router (DMAMux) 30
	3.17	Interrupts and events
		3.17.1 Nested vectored interrupt controller (NVIC)
		3.17.2 Extended interrupt/event controller (EXTI)
	3.18	Analog-to-digital converter (ADC)
		3.18.1 Temperature sensor

Contents STM32G484xE

	3.18.2	Internal voltage reference (VREFINT)	32
	3.18.3	VBAT battery voltage monitoring	32
	3.18.4	Operational amplifier internal output (OPAMPxINT):	32
3.19	Digital t	to analog converter (DAC)	32
3.20	Voltage	reference buffer (VREFBUF)	33
3.21	Compa	rators (COMP)	34
3.22	Operati	ional amplifier (OPAMP)	34
3.23	Randor	m number generator (RNG)	34
3.24	Advanc	ed encryption standard hardware accelerator (AES)	34
3.25	Timers	and watchdogs	35
	3.25.1	High-resolution timer (HRTIM)	36
	3.25.2	Advanced motor control timer (TIM1, TIM8, TIM20)	36
	3.25.3	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	37
	3.25.4	Basic timers (TIM6 and TIM7)	37
	3.25.5	Low-power timer (LPTIM1)	38
	3.25.6	Independent watchdog (IWDG)	38
	3.25.7	System window watchdog (WWDG)	38
	3.25.8	SysTick timer	38
3.26	Real-tir	me clock (RTC) and backup registers	39
3.27	Tampeı	and backup registers (TAMP)	39
3.28	Infrared	d transmitter	40
3.29	Inter-in	tegrated circuit interface (I ² C)	41
3.30	Univers	sal synchronous/asynchronous receiver transmitter (USART) .	42
3.31	Low-po	wer universal asynchronous receiver transmitter (LPUART)	43
3.32	Serial p	peripheral interface (SPI)	43
3.33	Serial a	audio interfaces (SAI)	44
3.34	Control	ler area network (FDCAN1, FDCAN2, FDCAN3)	45
3.35	Univers	sal serial bus (USB)	45
3.36	USB Ty	/pe-C™ / USB Power Delivery controller (UCPD)	45
3.37	Clock r	ecovery system (CRS)	46
3.38	Flexible	e static memory controller (FSMC)	46
3.39		SPI memory interface (QUADSPI)	
3.40		pment support	
	3.40.1	Serial wire JTAG debug port (SWJ-DP)	48

		3.40.2	Embedded trace macrocell™	48
4	Pino	uts and	pin description	49
	4.1	UFQFF	PN48 pinout description	49
	4.2	LQFP4	8 pinout description	50
	4.3	LQFP6	4 pinout description	51
	4.4	LQFP8	0 pinout description	52
	4.5	LQFP1	00 pinout description	53
	4.6	LQFP1	28 pinout description	54
	4.7		P81 pinout description	
	4.8			
	4.9		· inition	
	4.10		te functions	
5	Elect	rical ch	aracteristics	80
	5.1	Parame	eter conditions	80
		5.1.1	Minimum and maximum values	80
		5.1.2	Typical values	80
		5.1.3	Typical curves	80
		5.1.4	Loading capacitor	80
		5.1.5	Pin input voltage	80
		5.1.6	Power supply scheme	
		5.1.7	Current consumption measurement	
	5.2	Absolu	te maximum ratings	82
	5.3	Operat	ing conditions	84
		5.3.1	General operating conditions	84
		5.3.2	Operating conditions at power-up / power-down	86
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded voltage reference	
		5.3.5	Supply current characteristics	89
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	122
		5.3.7	External clock source characteristics	123
		5.3.8	Internal clock source characteristics	128
		5.3.9	PLL characteristics	131
		5.3.10	Flash memory characteristics	132



		5.3.11	EMC characteristics	. 133
		5.3.12	Electrical sensitivity characteristics	. 134
		5.3.13	I/O current injection characteristics	. 135
		5.3.14	I/O port characteristics	. 136
		5.3.15	NRST pin characteristics	. 141
		5.3.16	High-resolution timer (HRTIM)	. 142
		5.3.17	Extended interrupt and event controller input (EXTI) characteristics .	. 144
		5.3.18	Analog switches booster	. 145
		5.3.19	Analog-to-digital converter characteristics	. 146
		5.3.20	Digital-to-Analog converter characteristics	. 161
		5.3.21	Voltage reference buffer characteristics	. 168
		5.3.22	Comparator characteristics	. 171
		5.3.23	Operational amplifiers characteristics	. 172
		5.3.24	Temperature sensor characteristics	. 176
		5.3.25	V _{BAT} monitoring characteristics	. 176
		5.3.26	Timer characteristics	. 177
		5.3.27	Communication interfaces characteristics	. 178
		5.3.28	FSMC characteristics	. 188
		5.3.29	QUADSPI characteristics	. 205
		5.3.30	UCPD characteristics	. 207
6	Pack	cage info	ormation	208
	6.1	WLCS	P81 package information	208
	6.2	UFQFF	PN48 package information	.211
	6.3	LQFP4	8 package information	214
	6.4		64 package information	
	6.5		30 package information	
	6.6		A100 package information	
	6.7		00 package information	
	6.8		28 package information	
	6.9		al characteristics	
		6.9.1 6.9.2	Selecting the product temperature range	
		0.9.2	Selecting the product temperature range	. ∠აა
7	Orde	ering inf	ormation	236



STM32G484	4xE	Contents
8	Revision history	 237



List of tables STM32G484xE

List of tables

Table 1.	Device summary	2
Table 2.	STM32G484xE features and peripheral counts	
Table 3.	STM32G484xE peripherals interconnect matrix	
Table 4.	DMA implementation	
Table 5.	Temperature sensor calibration values	
Table 6.	Internal voltage reference calibration values	
Table 7.	Timer feature comparison	
Table 8.	I2C implementation	
Table 9.	USART/UART/LPUART features	
Table 10.	SAI implementation for the features implementation	
Table 11.	Legend/abbreviations used in the pinout table	
Table 12.	STM32G484xE pin definition	
Table 13.	Alternate function	
Table 14.	Voltage characteristics	
Table 15.	Current characteristics	
Table 16.	Thermal characteristics	
Table 17.	General operating conditions	. 84
Table 18.	Operating conditions at power-up / power-down	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Embedded internal voltage reference	. 88
Table 21.	Current consumption in Run and Low-power run modes, code with data	
	processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)	. 90
Table 22.	Current consumption in Run and Low-power run modes, code with data	
	processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF)	. 92
Table 23.	Current consumption in Run and Low-power run modes, code with data	
	processing running from Flash in single bank, ART disable	. 94
Table 24.	Current consumption in Run and Low-power run modes,	
	code with data processing running from Flash in dual bank, ART disable	. 96
Table 25.	Current consumption in Run and Low-power run modes,	
	code with data processing running from SRAM1	. 98
Table 26.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	100
Table 27.	Typical current consumption in Run and Low-power run modes,	
	with different codes running from Flash, ART disable	102
Table 28.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	104
Table 29.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM2	105
Table 30.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from CCMSRAM	
Table 31.	Current consumption in Sleep and Low-power sleep mode Flash ON	
Table 32.	Current consumption in low-power sleep modes, Flash in power-down	
Table 33.	Current consumption in Stop 1 mode	
Table 34.	Current consumption in Stop 0 mode	
Table 35.	Current consumption in Standby mode	
Table 36.	Current consumption in Shutdown mode	
Table 37.	Current consumption in VBAT mode	
Table 38.	Peripheral current consumption	116



STM32G484xE List of tables

Table 39.	Low-power mode wakeup timings	
Table 40.	Regulator modes transition times	
Table 41.	Wakeup time using USART/LPUART	
Table 42.	High-speed external user clock characteristics	
Table 43.	Low-speed external user clock characteristics	
Table 44.	HSE oscillator characteristics	125
Table 45.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 46.	HSI16 oscillator characteristics	128
Table 47.	HSI48 oscillator characteristics	
Table 48.	LSI oscillator characteristics	
Table 49.	PLL characteristics	131
Table 50.	Flash memory characteristics	132
Table 51.	Flash memory endurance and data retention	132
Table 52.	EMS characteristics	133
Table 53.	EMI characteristics	134
Table 54.	ESD absolute maximum ratings	134
Table 55.	Electrical sensitivities	135
Table 56.	I/O current injection susceptibility	135
Table 57.	I/O static characteristics	136
Table 58.	Output voltage characteristics	138
Table 59.	I/O (except FT_c) AC characteristics	139
Table 60.	I/O FT_c AC characteristics	140
Table 61.	NRST pin characteristics	141
Table 62.	HRTIM characteristics	142
Table 63.	HRTIM output response to fault protection	143
Table 64.	HRTIM output response to external events 1 to 5	
	(Low-Latency mode)	143
Table 65.	HRTIM output response to external events 1 to 10 (Synchronous mode)	444
Table 66.	HRTIM synchronization input / output	144
Table 67.		144
	HRTIM synchronization input / output	144 144
Table 67.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics	144 144 145
Table 67. Table 68.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics.	144 144 145
Table 67. Table 68. Table 69.	HRTIM synchronization input / output. EXTI input characteristics . Analog switches booster characteristics . ADC characteristics . Maximum ADC RAIN . ADC accuracy - limited test conditions 1	144 145 146 149
Table 67. Table 68. Table 69. Table 70.	HRTIM synchronization input / output. EXTI input characteristics . Analog switches booster characteristics . ADC characteristics . Maximum ADC RAIN	144 145 146 149
Table 67. Table 68. Table 69. Table 70. Table 71.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3	144 145 146 149 151 153
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2	144 145 146 149 151 153
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2	144 145 146 151 153 155 157
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76.	HRTIM synchronization input / output. EXTI input characteristics . Analog switches booster characteristics . ADC characteristics . Maximum ADC RAIN . ADC accuracy - limited test conditions 1 . ADC accuracy - limited test conditions 2 . ADC accuracy - limited test conditions 3 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 3 .	144 145 146 151 153 155 158 159
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75.	HRTIM synchronization input / output. EXTI input characteristics . Analog switches booster characteristics . ADC characteristics . Maximum ADC RAIN . ADC accuracy - limited test conditions 1 . ADC accuracy - limited test conditions 2 . ADC accuracy - limited test conditions 3 . ADC accuracy (Multiple ADCs operation) - limited test conditions 1 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 3 . DAC 1MSPS characteristics .	144145146151153155157158159
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy	144145146151153157158159161
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77.	HRTIM synchronization input / output. EXTI input characteristics . Analog switches booster characteristics . ADC characteristics . Maximum ADC RAIN . ADC accuracy - limited test conditions 1 . ADC accuracy - limited test conditions 2 . ADC accuracy - limited test conditions 3 . ADC accuracy (Multiple ADCs operation) - limited test conditions 1 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 2 . ADC accuracy (Multiple ADCs operation) - limited test conditions 3 . DAC 1MSPS characteristics .	144145146151153157158159161
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy	144145146151153155157158159161
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS characteristics	144145146151153155157158164164165
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS characteristics DAC 15MSPS accuracy	144145146151153155157158164164165165
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80. Table 81.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 15MSPS accuracy VREFBUF characteristics	144145146151153155157158164165165167
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80. Table 81. Table 82.	HRTIM synchronization input / output. EXTI input characteristics. Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS accuracy VREFBUF characteristics COMP characteristics OPAMP characteristics TS characteristics	144 145 146 151 153 155 157 158 161 164 165 167 168 171 172
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80. Table 81. Table 82. Table 83.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS accuracy VREFBUF characteristics COMP characteristics COMP characteristics TS characteristics V _{BAT} monitoring characteristics	144 145 146 151 153 157 158 159 161 164 165 167 171 172 176
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80. Table 81. Table 82. Table 83. Table 84.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS accuracy VREFBUF characteristics COMP characteristics COMP characteristics TS characteristics VBAT monitoring characteristics VBAT charging characteristics	144145146151155155157164164165167171176176
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 80. Table 80. Table 81. Table 82. Table 83. Table 84. Table 85. Table 86. Table 87.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS accuracy VREFBUF characteristics DAC 15MSPS accuracy VREFBUF characteristics COMP characteristics TS characteristics VBAT monitoring characteristics VBAT charging characteristics TIMx characteristics	144 145 146 151 155 155 157 164 164 167 176 176 176 176 176
Table 67. Table 68. Table 69. Table 70. Table 71. Table 72. Table 73. Table 74. Table 75. Table 76. Table 77. Table 78. Table 79. Table 80. Table 81. Table 82. Table 83. Table 84. Table 85. Table 86.	HRTIM synchronization input / output. EXTI input characteristics Analog switches booster characteristics. ADC characteristics Maximum ADC RAIN ADC accuracy - limited test conditions 1 ADC accuracy - limited test conditions 2 ADC accuracy - limited test conditions 3 ADC accuracy (Multiple ADCs operation) - limited test conditions 1 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 2 ADC accuracy (Multiple ADCs operation) - limited test conditions 3 DAC 1MSPS characteristics DAC 1MSPS accuracy DAC 15MSPS accuracy VREFBUF characteristics COMP characteristics COMP characteristics TS characteristics VBAT monitoring characteristics VBAT charging characteristics	144145146151153155157158164165167168171176176176



List of tables STM32G484xE

Table 90.	Minimum I2CCLK frequency in all I2C modes	. 179
Table 91.	I2C analog filter characteristics	. 179
Table 92.	SPI characteristics	. 180
Table 93.	I2S characteristics	. 183
Table 94.	SAI characteristics	. 185
Table 95.	USB electrical characteristics	. 187
Table 96.	USART electrical characteristics	. 187
Table 97.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	. 190
Table 98.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	. 190
Table 99.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	. 191
Table 100.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	. 192
Table 101.	Asynchronous multiplexed PSRAM/NOR read timings	. 193
Table 102.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	. 193
Table 103.	Asynchronous multiplexed PSRAM/NOR write timings	. 195
Table 104.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	. 195
Table 105.	Synchronous multiplexed NOR/PSRAM read timings	. 197
Table 106.	Synchronous multiplexed PSRAM write timings	. 199
Table 107.	Synchronous non-multiplexed NOR/PSRAM read timings	. 200
Table 108.	Synchronous non-multiplexed PSRAM write timings	. 202
Table 109.	Switching characteristics for NAND Flash read cycles	. 204
Table 110.	Switching characteristics for NAND Flash write cycles	. 204
Table 111.	Quad SPI characteristics in SDR mode	. 205
Table 112.	QUADSPI characteristics in DDR mode	. 205
Table 113.	UCPD characteristics	. 207
Table 114.	WLCSP81 - mechanical data	. 209
Table 115.	WLCSP81 - recommended PCB design rules	. 210
Table 116.	UFQFPN48 - mechanical data	. 212
Table 117.	LQFP48 - mechanical data	. 215
Table 118.	LQFP64 - mechanical data	. 218
Table 119.	LQFP80 - mechanical data	. 221
Table 120.	TFBGA100 - mechanical data	
Table 121.	TFBGA100 - recommended PCB design rules	. 224
Table 122.	LQPF100 - mechanical data	. 226
Table 123.	LQFP128 - mechanical data	. 229
Table 124.	Package thermal characteristics	. 232
Table 125.	Ordering information	. 236
Table 126.	Document revision history	. 237

STM32G484xE List of figures

List of figures

Figure 1.	STM32G484xE block diagram	17
Figure 2.	Multi-AHB bus matrix	20
Figure 3.	Voltage reference buffer	33
Figure 4.	Infrared transmitter	
Figure 5.	STM32G484xE UFQFPN48 pinout	
Figure 6.	STM32G484xE LQFP48 pinout	50
Figure 7.	STM32G484xE LQFP64 pinout	
Figure 8.	STM32G484xE LQFP80 pinout	
Figure 9.	STM32G484xE LQFP100 pinout	53
Figure 10.	STM32G484xE LQFP128 pinout	54
Figure 11.	STM32G484xE WLCSP81 pinout	55
Figure 12.	STM32G484xE TFBGA100 pinout	55
Figure 13.	Pin loading conditions	80
Figure 14.	Pin input voltage	
Figure 15.	Power supply scheme	81
Figure 16.	Current consumption measurement	82
Figure 17.	VREFINT versus temperature	
Figure 18.	High-speed external clock source AC timing diagram	124
Figure 19.	Low-speed external clock source AC timing diagram	
Figure 20.	Typical application with an 8 MHz crystal	
Figure 21.	Typical application with a 32.768 kHz crystal	
Figure 22.	HSI16 frequency versus temperature	129
Figure 23.	HSI48 frequency versus temperature	130
Figure 24.	I/O input characteristics	137
Figure 25.	I/O AC characteristics definition ⁽¹⁾	141
Figure 26.	Recommended NRST pin protection	142
Figure 27.	ADC accuracy characteristics	160
Figure 28.	Typical connection diagram using the ADC	160
Figure 29.	12-bit buffered / non-buffered DAC	163
Figure 30.	VREFOUT_TEMP in case VRS = 00	169
Figure 31.	VREFOUT_TEMP in case VRS = 01	170
Figure 32.	VREFOUT_TEMP in case VRS = 10	170
Figure 33.	OPAMP noise density @ 25°C	175
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	181
Figure 35.	SPI timing diagram - slave mode and CPHA = 1	182
Figure 36.	SPI timing diagram - master mode	
Figure 37.	SAI master timing waveforms	186
Figure 38.	SAI slave timing waveforms	186
Figure 39.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	189
Figure 40.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	191
Figure 41.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 42.	Asynchronous multiplexed PSRAM/NOR write waveforms	194
Figure 43.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 44.	Synchronous multiplexed PSRAM write timings	
Figure 45.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 46.	Synchronous non-multiplexed PSRAM write timings	
Figure 47.	NAND controller waveforms for read access	
Figure 48.	NAND controller waveforms for write access	



List of figures STM32G484xE

Figure 49.	NAND controller waveforms for common memory read access	203
Figure 50.	NAND controller waveforms for common memory write access	204
Figure 51.	Quad SPI timing diagram - SDR mode	206
Figure 52.	Quad SPI timing diagram - DDR mode	207
Figure 53.	WLCSP81 - outline	208
Figure 54.	WLCSP81 - recommended footprint	209
Figure 55.	UFQFPN48 - outline	211
Figure 56.	UFQFPN48 - recommended footprint	212
Figure 57.	UFQFPN48 top view example	213
Figure 58.	LQFP48 - outline	214
Figure 59.	LQFP48 - recommended footprint	216
Figure 60.	LQFP48 top view example	217
Figure 61.	LQFP64 - outline	218
Figure 62.	LQFP64 - recommended footprint	219
Figure 63.	LQFP64 top view example	220
Figure 64.	LQFP80 - outline	221
Figure 65.	LQFP80 - recommended footprint	222
Figure 66.	TFBGA100 - outline	223
Figure 67.	TFBGA100 - recommended footprint	
Figure 68.	LQFP100 - outline	226
Figure 69.	LQFP100 - recommended footprint	
Figure 70.	LQFP100 top view example	228
Figure 71.	LQFP128 - outline	229
Figure 72.	LQFP128 top view example	231

STM32G484xE Introduction

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32G484xE microcontrollers.

This document should be read in conjunction with the reference manual RM0440 "STM32G4 Series advanced Arm[®] 32-bit MCUs". The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Arm^{®(a)} Cortex[®]-M4 core, refer to the Cortex[®]-M4 technical reference manual, available from the www.arm.com website.



DS12983 Rev 2 13/238

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Description STM32G484xE

2 Description

The STM32G484xE devices are based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (512 Kbytes of Flash memory, and 128 Kbytes of SRAM), a flexible external memory controller (FSMC) for static memories (for devices with packages of 100 pins and more), a Quad SPI Flash memory interface, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions).

They offer five fast 12-bit ADCs (5 Msps), seven comparators, six operational amplifiers, seven DAC channels (3 external and 4 internal), an internal voltage reference buffer, a low-power RTC, twothree general-purpose 32-bit timers, three 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer, and high resolution timer with 184 ps resolution.

They also feature standard and advanced communication interfaces such as:

- Four I2Cs
- Four SPIs multiplexed with two half duplex I2Ss
- Three USARTs, two UARTs and one low-power UART.
- Three FDCANs
- One SAI
- USB device
- UCPD

The STM32G484xE devices embed an AES.

The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators. A V_{BAT} input allows backup of the RTC and the registers.

The STM32G484xE family offers 8 packages from 48-pin to 128-pin.

STM32G484xE Description

Table 2. STM32G484xE features and peripheral counts

Peripheral		STM32G484 CE	STM32G484 RE	STM32G484 ME	STM32G484 VE	STM32G484 QE
Flash memory		512 KB				
SRAM			128 (80 + 16+ 32) KB			
External memory controller for static memories (FSMC)		No)	Yes	Yes ⁽¹⁾	Yes
QUADSPI		1				
	Advanced motor control			3 (16-bit)		
	HRTIM			1		
	General purpose			5 (16-bit) 2 (32-bit)		
Timers	Basic			2 (16-bit)		
	Low power			1 (16-bit)		
	SysTick timer			1		
	Watchdog timers (independent, window)			2		
	SPI(I2S) ⁽²⁾	3 (2)		4 (2)		
	I ² C			4		
	USART			3		
	UART	0		2	2	
Comm. interfaces	LPUART		I	1		
Intoriacco	FDCANs			3		
	USB device			Yes		
	UCPD			Yes		
	SAI	Yes				
RTC				Yes		
Tamper pir	ıs	2 3				
Random n	umber generator	Yes				
AES		Yes				
CORDIC		Yes				
FMAC				Yes		
GPIOs		38 in LQFP48 42 in UFQFPN48	52	67 in WLCSP81 66 in LQFP80	86	107
Wakeup pi	ns	3	4	4	5	5

Description STM32G484xE

Table 2. STM32G484xE features and peripheral counts (continued)

Peripheral	STM32G484 CE	STM32G484 RE	STM32G484 ME	STM32G484 VE	STM32G484 QE			
	5							
12-bit ADCs Number of channels	20 in LQFP48 21 in UFQFPN48	26	42 in WLCSP81 41 in LQFP80	42	42			
12-bit DAC Number of channels		7 (3	4 external + 4 inter	nal)				
Internal voltage reference buffer	Yes							
Analog comparator			7					
Operational amplifiers			6					
Max. CPU frequency			170 MHz					
Operating voltage	1.71 V to 3.6 V							
Operating temperature	Ambie	Ambient operating temperature: -40 to 85 °C / -40 to 125 °C						
Packages	LQFP48/ UFQFPN48	LQFP64	WLCSP81 LQFP80	LQFP100/ TFBGA100	LQFP128			

For the LQFP100 package, only FMC bank1 and NAND bank are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 chip select.

^{2.} The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.

STM32G484xE Description




Figure 1. STM32G484xE block diagram

Note: AF: alternate function on I/O pins.



3 **Functional overview**

Arm® Cortex®-M4 core with FPU 3.1

The Arm® Cortex®-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm® Cortex®-M4 with FPU 32-bit RISC processor features an exceptional codeefficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G484xE family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32G484xE devices.

3.2 Adaptive real-time memory accelerator (ART accelerator)

The ART accelerator is a memory accelerator that is optimized for the STM32 industrystandard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

3.3 **Memory protection unit**

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.



3.4 Embedded Flash memory

The STM32G484xE devices feature 512 kbytes of embedded Flash memory which is available for storing programs and data.

The Flash interface features:

- Single or dual bank operating modes
- Read-while-write (RWW) in dual bank mode

This feature allows to perform a read operation from one bank while an erase or program operation is performed to the other bank. The dual bank boot is also supported.

Flexible protections can be configured thanks to the option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
 - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be
 protected against read and write from third parties. The protected area is execute-only
 and it can only be reached by the STM32 CPU as an instruction code, while all other
 accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An
 additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not
 when the RDP protection is changed from Level 1 to Level 0.
- Securable memory area: a part of Flash memory can be configured by option bytes to be securable. After reset this securable memory area is not secured and it behaves like the remainder of main Flash memory (execute, read, write access). When secured, any access to this securable memory area generates corresponding read/write error. Purpose of the Securable memory area is to protect sensitive code and data (secure keys storage) which can be executed only once at boot, and never again unless a new reset occurs.

The Flash memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register
- 1 Kbyte (128 double word) OTP (one-time programmable) bytes for user data. The OTP area is available in Bank 1 only. The OTP data cannot be erased and can be written only once.



DS12983 Rev 2 19/238

3.5 Embedded SRAM

STM32G484xE devices feature 128 Kbytes of embedded SRAM. This SRAM is split into three blocks:

- 80 Kbytes mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus. The first 32 Kbyte of SRAM1 support hardware parity check
- 16 Kbytes mapped at address 0x2001 4000 (SRAM2). The CM4 can access the SRAM2 through the System bus. SRAM2 can be retained in standby modes.
- 32 Kbytes mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through I-Code/D-Code bus for maximum performance.
 It is also aliased at 0x2001 8000 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2. The CCM SRAM supports hardware parity check and can be write-protected with 1 Kbyte granularity.
- The memory can be accessed in read/write at max CPU clock speed with 0 wait states.

3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, FSMC, QUADSPI, AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 2. Multi-AHB bus matrix

3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

3.8 CORDIC

The CORDIC provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

Cordic features

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- · Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

3.9 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.



DS12983 Rev 2 21/238

FMAC features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

3.11 Power supply management

3.11.1 Power supply schemes

The STM32G484xE devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- V_{DD} = 1.71 V to 3.6 V
 - V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- V_{DDA} = 1.62 V to 3.6 V (see Section 5: Electrical characteristics for the minimum V_{DDA} voltage required for ADC, DAC, COMP, OPAMP, VREFBUF operation).
 V_{DDA} is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and should preferably be connected to V_{DD} when these peripherals are not used.

V_{BAT} = 1.55 V to 3.6 V

 V_{BAT} is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

VREF-, VREF+

V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

When $V_{DDA} < 2 \text{ V } V_{REF+}$ must be equal to V_{DDA} .

When V_{DDA} ≥ 2 V V_{REF+} must be between 2 V and V_{DDA}.

The internal voltage reference buffer supports three output voltages, which are configured with VRS bits in the VREFBUF_CSR register:

- $V_{RFF+} = 2.048 V$
- V_{RFF+} = 2.5 V
- V_{REF+} = 2.95 V

V_{REF-} is double bonded with V_{SSA}.

3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the device after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the VPVD threshold and/or when V_{DD} is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a peripheral voltage monitor which compares the independent supply voltages V_{DDA} , with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

The device supports dynamic voltage scaling to optimize its power consumption in Run mode. the voltage from the main regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

The main regulator (MR) operates in the following ranges:

- Range 1 boost mode with the CPU running at up to 170 MHz.
- Range 1 normal mode with CPU running at up to 150 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz.



DS12983 Rev 2 23/238

3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**: In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Low-power run mode: This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.
- **Low-power sleep mode:** This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low power run mode.
- Stop mode: In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCORE domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- Standby mode: The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).
- Shutdown mode: The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.



3.11.6 V_{BAT} operation

The V_{BAT} pin allows to power the device V_{BAT} domain from an external battery, an external supercapacitor, or from V_{DD} when there is no external battery and when an external supercapacitor is present. The V_{BAT} pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in V_{BAT} mode.

The V_{BAT} operation is automatically activated when V_{DD} is not present. An internal V_{BAT} battery charging circuit is embedded and can be activated when V_{DD} is present.

Note:

When the microcontroller is supplied from V_{BAT} , neither external interrupts nor RTC alarm/events exit the microcontroller from the V_{BAT} operation.



DS12983 Rev 2 25/238

3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Table 3. STM32G484xE peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-
TIMx	ADCx DACx	Conversion triggers		Υ	Υ	Υ	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Υ	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ	-
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	Υ	-
	TIM1, 8, 20 TIM2, 3, 4, 5	Timer input channel, trigger, break from analog signals comparison		Y	Υ	Υ	1
COMPx	LPTIMER1	R1 Low-power timer triggered by analog signals comparison		Υ	Υ	Υ	Υ
	HRTIM	COMPx Output is an input event or a fault input for HRTIM		Υ	Υ	Υ	-
	TIM1, 8, 20	Timer triggered by analog watchdog		Υ	Υ	Υ	-
ADCx	HRTIM	HRTIM external event source can be ADCx analog watchdog		Υ	Υ	Υ	-
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	-
RTC	LPTIMER1	Low-power timer triggered by RTC alarms or tampers		Υ	Υ	Υ	Υ
All clocks sources (internal and external)	TIM5, TIM15, 16, 17	Clock source used as input channel for RC measurement and trimming	Υ	Υ	Υ	Υ	-
USB	TIM2	Timer triggered by USB SOF		Υ	-	-	-
CSS RAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1,8, 20 TIM15,16,17 HRTIM	Timer break HRTIM SYSFLT		Υ	Υ	Υ	-

Table 3. STM32G484xE peripherals interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action	Run	Sleep	Low-power run	Low-power sleep	Stop
CPU (hard fault)	TIM1,8,20 TIM15/16/17 HRTIM	Timer break HRTIM SYSFLT	Υ	Υ	Υ	Υ	-
	TIMx	External trigger		Υ	Υ	Υ	-
	LPTIMER1	External trigger		Υ	Υ	Υ	Υ
GPIO	HRTIM	External fault/event/Synchro inputs for HRTIM		Υ	Υ	Υ	-
	ADCx DACx	Conversion external trigger		Υ	Υ	Υ	-
LIDTIM	DACx/ADCx	Conversion trigger	Υ	Υ	Υ	Υ	-
HRTIM	GPIO	Synchro output for HRTIM		Υ	Υ	Υ	-

3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
 - 4 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE).
 It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
 - System PLL with maximum output frequency of 170 MHz. It can be fed with HSE or HSI16 clocks.
- RC48 with clock recovery system (HSI48): internal HSIRC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
 - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
 - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 170 MHz.

3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 4: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 16 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 16 independently configurable channels (requests)
 - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 4. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	8	8



3.16 DMA request router (DMAMux)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

3.17 Interrupts and events

3.17.1 Nested vectored interrupt controller (NVIC)

The STM32G484xE devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to 102 maskable interrupt channels plus the 16 interrupt lines of the Cortex[®]-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- · Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 44 edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 107 GPIOs can be connected to the 16 external interrupt lines.



3.18 Analog-to-digital converter (ADC)

The device embeds five successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 4 Msps maximum conversion rate with full resolution
 - Down to 25 ns sampling time
 - Increased conversion rate for lower resolution (up to 6.66 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into a data register or in RAM with DMA controller support
 - Data pre-processing: left/right alignment and per channel offset compensation
 - Built-in oversampling unit for enhanced SNR
 - Channel-wise programmable sampling time
 - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
 - Hardware assistant to prepare the context of the injected channels to allow fast context switching
 - Flexible sample time control
 - Hardware gain and offset compensation

3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature. The temperature sensor is internally connected to the ADCs input channels which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.



DS12983 Rev 2 31/238

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75A8 - 0x1FFF 75A9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75CA - 0x1FFF 75CB

Table 5. Temperature sensor calibration values

3.18.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to the ADCx_IN18, x = 1,3,4,5 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 6. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB

3.18.3 V_{BAT} battery voltage monitoring

This embedded hardware enables the application to measure the V_{BAT} battery voltage using the internal ADC1_IN17 channel. As the V_{BAT} voltage may be higher than the V_{DDA} , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third of the V_{BAT} voltage.

3.18.4 Operational amplifier internal output (OPAMPxINT):

The OPAMPx (x = 1...6) output OPAMPxINT can be sampled using an ADCx (x = 1...5) internal input channel. In this case, the I/O on which the OPAMPx output is mapped can be used as GPIO.

3.19 Digital to analog converter (DAC)

Seven 12 bit DAC channels (3 external buffered and 4 internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.20 Voltage reference buffer (V_{REFBUF})

The STM32G484xE devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with V_{DDA} on some packages. In these packages the internal voltage reference buffer is not available.

VREFBUF
VDDA DAC, ADC
Bandgap
Low frequency
cut-off capacitor

MSv40197V1

Figure 3. Voltage reference buffer

3.21 Comparators (COMP)

The STM32G484xE devices embed seven rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

3.22 Operational amplifier (OPAMP)

The STM32G484xE devices embed six operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 15 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.24 Advanced encryption standard hardware accelerator (AES)

The STM32G484xE devices embed an AES hardware accelerator that can be used both to encipher and to decipher data using an AES algorithm.

The AES peripheral supports:

- Encryption/decryption using AES Rijndael block cipher algorithm
- NIST FIPS 197 compliant implementation of AES encryption/decryption algorithm
- 128-bit and 256-bit register for storing the encryption, decryption or derivation key (4x 32-bit registers)
- Electronic codebook (ECB), cipher block chaining (CBC), Counter mode (CTR), Galois Counter Mode (GCM), Galois Message Authentication Code mode (GMAC) and Cipher Message Authentication Code mode (CMAC) supported
- Key scheduler
- Key derivation for decryption
- 128-bit data block processing
- 128-bit, 256-bit key length
- 1x32-bit INPUT buffer and 1x32-bit OUTPUT buffer
- Register access supporting 32-bit data width only
- One 128-bit Register for the initialization vector when AES is configured in CBC mode or for the 32-bit counter initialization when CTR mode is selected, GCM mode or CMAC mode
- Automatic data flow control with support of direct memory access (DMA) using 2 channels, one for incoming data, and one for outcoming data
- Suspend a message if another message with a higher priority needs to be processed.

3.25 Timers and watchdogs

The STM32G484xE devices include One High Resolution time, two advanced motor control timers, up to nine general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
High resolution timer	HRTIM	16-bit	Up	/1 /2 /4 (x2 x4 x8 x16 x32, with DLL)	Yes	12	Yes
Advanced motor control	TIM1, TIM8, TIM20	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4
General- purpose	TIM2, TIM5	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No



DS12983 Rev 2 35/238

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 7. Timer feature comparison (continued)

3.25.1 High-resolution timer (HRTIM)

The high-resolution timer (HRTIM) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 7 timers, 1 master and 6 slaves, totaling 12 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 6 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

HRTIM timer is made of a digital kernel clocked at 170 MHz followed by delay lines. Delay lines with closed loop control guarantee a 184 ps resolution whatever the voltage, temperature or chip-to-chip manufacturing process deviation. The high-resolution is available on the 12 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, burst mode controller, push-pull and resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.

In debug mode, the HRTIM counters can be frozen and the PWM outputs enter safe state.

3.25.2 Advanced motor control timer (TIM1, TIM8, TIM20)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on 8 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.



The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in Section 3.25.3) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.25.3 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32G484xE devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers:

- TIM2 and TIM5 have a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.25.4 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.



DS12983 Rev 2 37/238

3.25.5 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, LSI, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode

3.25.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.25.7 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.25.8 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.26 Real-time clock (RTC) and backup registers

The RTC supports the following features:

 Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.

- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can
 be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
 V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.27 Tamper and backup registers (TAMP)

- 32 32-bit backup registers, retained in all low-power modes and also in V_{BAT} mode.
 They can be used to store sensitive data as their content is protected by an tamper detection circuit. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tampers events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all lowpower modes.



DS12983 Rev 2 39/238

3.28 Infrared transmitter

40/238

The STM32G484xE devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.




Figure 4. Infrared transmitter

DS12983 Rev 2

3.29 Inter-integrated circuit interface (I²C)

The device embeds four I2Cs. Refer to *Table 8: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 8. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3	I2C4
Standard-mode (up to 100 kbit/s)	Χ	Х	X	X
Fast-mode (up to 400 kbit/s)	Х	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х	Х
Independent clock	Х	Х	Х	Х
Wakeup from Stop mode on address match	Х	Х	Х	Х

^{1.} X: supported



3.30 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G484xE devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4, USART5).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the U(S)ARTx (x=1,2,3,4,5) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

USART modes/features⁽¹⁾ **USART1** USART2 **USART3 UART5** LPUART1 **UART4** Hardware flow control for modem Χ Х Χ Х Χ Χ Χ Continuous communication using DMA Χ Χ Χ Χ Χ Χ Χ Χ Χ Multiprocessor communication Χ Х Χ Χ Χ Synchronous mode Smartcard mode Χ Χ Χ Χ Χ Χ Single-wire half-duplex communication Χ Х Χ IrDA SIR ENDEC block Χ Х Χ Χ Χ Χ LIN mode Χ Χ Χ Х Dual clock domain Χ Χ Х Χ Χ Χ Wakeup from Stop mode Χ Χ Х Χ Χ Χ Receiver timeout interrupt Χ Χ Χ Χ Χ Modbus communication Χ Χ Χ Χ Χ Auto baud rate detection X (4 modes) **Driver Enable** Χ Χ Х Χ Χ Χ LPUART/USART data length 7, 8 and 9 bits

Table 9. USART/UART/LPUART features

USART modes/features ⁽¹⁾	USART1	USART2	USART3	UART4	UART5	LPUART1			
Tx/Rx FIFO	X								
Tx/Rx FIFO size	8								

Table 9. USART/UART/LPUART features (continued)

3.31 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G484xE devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

3.32 Serial peripheral interface (SPI)

Four SPI interfaces allow communication up to 75 Mbits/s in master and up to 41 Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I²S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

^{1.} X = supported.

3.33 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

SAI peripheral supports:

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
 - Overrun and underrun detection.
 - Anticipated frame synchronization signal detection in slave mode.
 - Late frame synchronization signal detection in slave mode.
 - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
 - Errors.
 - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 10. SAI implementation for the features implementation

SAI features	Support ⁽¹⁾
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X
Mute mode	Х
Stereo/Mono audio frame capability	Х
16 slots	X



SAI features	Support ⁽¹⁾
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO size	X (8 word)
SPDIF	X

Table 10. SAI implementation for the features implementation (continued)

3.34 Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of three CAN modules and a shared message RAM memory.

The three CAN modules (FDCAN1, FDCAN2 and FDCAN3) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 3-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers. This message RAM is shared between the three FDCAN modules.

3.35 Universal serial bus (USB)

The STM32G484xE devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 Kbyte and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

3.36 USB Type-C[™] / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- "Dead battery" support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

45/238

^{1.} X: supported.

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

3.37 Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

3.38 Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller
- The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (4 memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
 - Ferroelectric RAM (FRAM)
- 8-.16- bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- The Maximum FMC_CLK frequency for synchronous accesses is HCLK/2.

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.39 Quad SPI memory interface (QUADSPI)

The Quad SPI is a specialized communication interface targeting single, dual or quad SPI flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory.

Both throughput and capacity can be increased two-fold using dual-flash mode, where two quad SPI flash memories are accessed simultaneously.

The Quad SPI interface supports:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external flash status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash is memory mapped and is seen by the system as if it were an internal memory
- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
 - Each of the 5 following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external flash flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error



DS12983 Rev 2 47/238

3.40 Development support

3.40.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.40.2 Embedded trace macrocell™

The Arm embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G484xE devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded trace macrocell operates with third party debugger software tools.

Pinouts and pin description 4

UFQFPN48 pinout description 4.1


VDD
PB9
PB8-BOOT0
PB6
PB6
PB3
PC11
PC10
PA14 $\overline{0}$ VBAT 36 PA13 PC13 VDD PC14-OSC32_IN PA12 PA11 PC15-OSC32_OUT 33 \subset PF0-OSC_IN 32 (PA10 PF1-OSC_OUT PA9 UFQFPN48 30 \subset PG10-NRST PA8 PA0 **□** 8 29 (PC6 PA1 ⊃ 9 28 \subset PB15 PA2 27 PB14 26 PB13 PA3 <u></u> 11 .25 ⊂ 13 14 14 15 16 17 17 18 19 19 20 22 22 23 23 PAS PAG PA7 PB0 PB1 VDDA VDDA VDD MS60210V1

Figure 5. STM32G484xE UFQFPN48 pinout

- 1. The above figure shows the package top view.
- 2. VSS pads are connected to the exposed pad.

4.2 LQFP48 pinout description

Figure 6. STM32G484xE LQFP48 pinout



1. The above figure shows the package top view.

577

4.3 LQFP64 pinout description




Figure 7. STM32G484xE LQFP64 pinout

1. The above figure shows the package top view.



4.4 LQFP80 pinout description




Figure 8. STM32G484xE LQFP80 pinout

1. The above figure shows the package top view.



4.5 LQFP100 pinout description





Figure 9. STM32G484xE LQFP100 pinout

1. The above figure shows the package top view.



4.6 LQFP128 pinout description

Figure 10. STM32G484xE LQFP128 pinout



1. The above figure shows the package top view.

4.7 WLCSP81 pinout description

Figure 11. STM32G484xE WLCSP81 pinout

		.94.0	• .				э. О. р		
	1	2	3	4	5	6	7	8	9
А	VDD	PA15	PC12	PD1	PB3	PB5	PB9	vss	VDD
В	vss	PA13	PC10	PD0	PD2	PB6	PB8-BOOT0	PC13	VBAT
С	PA12	PA11	PA14	PC11	PC8	PB4	PB7	PC1	PC14- OSC32_IN
D	PA8	PC9	PA10	PA9	PC7	PA4	PA0	PG10-NRST	PC15- OSC32_OUT
E	VDD	PD11	PC6	PB15	PE12	PC4	PA1	PC0	PF0-OSC_IN
F	vss	PD10	PD9	PE15	PE9	PB0	PA5	PC2	PF1- OSC_OUT
G	PD8	PB14	PB12	PE13	PE8	PB1	PA6	PA2	PC3
н	PB13	PB11	PB10	PE11	PE7	VSSA	PC5	PA3	vss
J	VDD	vss	PE14	PE10	VDDA	VREF+	PB2	PA7	VDD

^{1.} The above figure shows the package top view.

4.8 TFBGA100 pinout description

Figure 12. STM32G484xE TFBGA100 pinout

	1	2	3	4	5	6	7	8	9	10
A	PE4	PB9	РВ8-ВООТ0	PB6	PB3	PD6	PD5	PD4	PD1	PC12
В	PE5	PE3	PE1	PB7	PB5	PD7	PD2	PD0	PA15	PA14
С	PC14- OSC32_IN	PE6	PE2	PE0	PB4	PD3	PC11	PC10	PA12	PA11
D	PC15- OSC32_OUT	vss	VBAT	PC13	VDD	vss	VDD	PA13	PA10	PA9
E	PF0-OSC_IN	PF1- OSC_OUT	PF9	PF10	vss	VSS	vss	PC8	PC9	PA8
F	PC2	PC0	PG10-NRST	PC1	VDD	vss	VDD	PD14	PC6	PC7
G	PC3	PA1	PF2	PA0	PE7	PE12	PD10	PD9	PD13	PD15
н	PA2	PA4	PA3	PB0	PE8	PE9	PE15	PB11	PB14	PD11
J	PA5	PA6	PC5	PB2	VDDA	PE11	PE14	PB10	PB13	PD12
к	PA7	PC4	PB1	VSSA	VREF+	PE10	PE13	PB12	PB15	PD8

1. The above figure shows the package top view.

577

4.9 Pin definition

Table 11. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition							
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name							
	S	Supply pin							
Pin type	I	Input only pin							
	I/O	Input / output pin							
	FT	5 V tolerant I/O							
	TT	3.6 V tolerant I/O							
	В	Dedicated BOOT0 pin							
	NRST	Bidirectional reset pin with embedded weak pull-up resistor							
I/O structure	Option for TT or FT I/Os								
i/O structure	_a ⁽¹⁾ I/O, with Analog switch function supplied by V _{DDA}								
	_c	I/O, USB Type-C PD capable							
	_d	I/O, USB Type-C PD Dead Battery function							
	_f ⁽²⁾	I/O, Fm+ capable							
	_u ⁽³⁾	I/O, with USB function							
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset							
	Alternate functions	Functions selected through GPIOx_AFR registers							
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers							

^{1.} The related I/O structures in *Table 12* are: FT_a, FT_fa, TT_a.

^{2.} The related I/O structures in *Table 12* are: FT_f, FT_fa.

^{3.} The related I/O structures in *Table 12* are FT_u.

Table 12. STM32G484xE pin definition

			Pin N	lumb	er			. 31141323404					
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	,	-	-	C3	1	1	PE2	I/O	FT	-	TRACECK, TIM3_CH1, SAI1_CK1, SPI4_SCK, TIM20_CH1, FMC_A23, SAI1_MCLK_A, EVENTOUT	-
-	1	-	-	-	B2	2	2	PE3	1/0	FT	-	TRACED0, TIM3_CH2, SPI4_NSS, TIM20_CH2, FMC_A19, SAI1_SD_B, EVENTOUT	-
-	1	1	-	-	A1	3	3	PE4	I/O	FT	-	TRACED1, TIM3_CH3, SAI1_D2, SPI4_NSS, TIM20_CH1N, FMC_A20, SAI1_FS_A, EVENTOUT	-
-	1	-	-	-	B1	4	4	PE5	1/0	FT	-	TRACED2, TIM3_CH4, SAI1_CK2, SPI4_MISO, TIM20_CH2N, FMC_A21, SAI1_SCK_A, EVENTOUT	-
-	1	1	-	-	C2	5	5	PE6	I/O	FT	-	TRACED3, SAI1_D1, SPI4_MOSI, TIM20_CH3N, FMC_A22, SAI1_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
В9	1	1	1	1	D3	6	6	VBAT	S	-	-	-	-
B8	2	2	2	2	D4	7	7	PC13	I/O	FT	(2)	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
С9	3	3	3	3	C1	8	8	PC14- OSC32_IN	I/O	FT	(2) (3)	EVENTOUT	OSC32_IN
D9	4	4	4	4	D1	9	9	PC15- OSC32_OUT	I/O	FT	(2)	EVENTOUT	OSC32_OUT



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb	er			-		ē		,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	-	-	-	-	1	10	PF3	I/O	FT_f	-	TIM20_CH4, I2C3_SCL, FMC_A3, EVENTOUT	-
-	1	-	-	-	-	1	11	PF4	I/O	FT_f	-	COMP1_OUT, TIM20_CH1N, I2C3_SDA, FMC_A4, EVENTOUT	-
F1	-	•	-	-	D2	-	12	VSS	S	-	-	-	-
A9	-	-	-	-	D5	-	13	VDD	S	-	-	-	-
-	-	-	-	-	-	-	14	PF5	I/O	FT	-	TIM20_CH2N, FMC_A5, EVENTOUT	-
-	1	-	-	-	-	1	15	PF7	I/O	FT	-	TIM20_BKIN, TIM5_CH2, QUADSPI1_BK1_IO2 , FMC_A1, SAI1_MCLK_B, EVENTOUT	-
-	1	-	-	-	-	1	16	PF8	I/O	FT	-	TIM20_BKIN2, TIM5_CH3, QUADSPI1_BK1_IO0 , FMC_A24, SAI1_SCK_B, EVENTOUT	-
-	1	-	-	-	E3	10	17	PF9	I/O	FT	-	TIM20_BKIN, TIM15_CH1, SPI2_SCK, TIM5_CH4, QUADSPI1_BK1_IO1 , FMC_A25, SAI1_FS_B, EVENTOUT	-
-	1	-	-	-	E4	11	18	PF10	I/O	FT	-	TIM20_BKIN2, TIM15_CH2, SPI2_SCK, QUADSPI1_CLK, FMC_A0, SAI1_D3, EVENTOUT	-
E9	5	5	5	5	E1	12	19	PF0-OSC_IN	I/O	FT_fa	1	I2C2_SDA, SPI2_NSS/I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN
F9	6	6	6	6	E2	13	20	PF1- OSC_OUT	I/O	FT_a	-	SPI2_SCK/I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT

Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				DEG-10-XE pii			•	,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D8	7	7	7	7	F3	14	21	PG10-NRST	I/O	FT	-	MCO, EVENTOUT	NRST
E8	ı	ı	8	8	F2	15	22	PC0	I/O	FT_a	1	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
C8	-	-	9	9	F4	16	23	PC1	I/O	TT_a	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, QUADSPI1_BK2_IO0 , SAI1_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
F8	1	-	10	10	F1	17	24	PC2	I/O	FT_a	-	LPTIM1_IN2, TIM1_CH3, COMP3_OUT, TIM20_CH2, QUADSPI1_BK2_IO1 , EVENTOUT	ADC12_IN8
G9	1	1	11	11	G1	18	25	PC3	I/O	TT_a	'	LPTIM1_ETR, TIM1_CH4, SAI1_D1, TIM1_BKIN2, QUADSPI1_BK2_IO2 , SAI1_SD_A, EVENTOUT	ADC12_IN9, OPAMP5_VINP
-	1	1	-	1	G3	19	26	PF2	I/O	FT	1	TIM20_CH3, I2C2_SMBA, FMC_A2, EVENTOUT	-
D7	8	8	12	12	G4	20	27	PA0	I/O	TT_a	1	TIM2_CH1, TIM5_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2,WK UP1
E7	9	9	13	13	G2	21	28	PA1	I/O	TT_a	1	RTC_REFIN, TIM2_CH2, TIM5_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP, OPAMP6_VINM



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb		<u> </u>	<u> </u>	32G484XE pii	1 401		(00	, initia da j	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G8	10	10	14	14	H1	22	29	PA2	I/O	FT_a	-	TIM2_CH3, TIM5_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, QUADSPI1_BK1_NC S, LPUART1_TX, UCPD1_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/LSCO
H9	-	-	15	15	D6	23	30	VSS	S	-	-	-	-
J9	-	-	16	16	D7	24	31	VDD	S	-	-	-	-
Н8	11	11	17	17	Н3	25	32	PA3	I/O	TT_a	1	TIM2_CH4, TIM5_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, QUADSPI1_CLK, LPUART1_RX, SAI1_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP 1_VINP, OPAMP5_VINM
D6	12	12	18	18	H2	26	33	PA4	I/O	TT_a	-	TIM3_CH2, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, SAI1_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
F7	13	13	19	19	J1	27	34	PA5	I/O	TT_a	ı	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
G7	14	14	20	20	J2	28	35	PA6	I/O	TT_a	1	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, QUADSPI1_BK1_IO3 , LPUART1_CTS, EVENTOUT	ADC2_IN3, DAC2_OUT1, OPAMP2_VOUT
J8	15	15	21	21	K1	29	36	PA7	I/O	TT_a	-	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, QUADSPI1_BK1_IO2 , UCPD1_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP

Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb	er			-		á		•	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E6	16	1	22	22	K2	30	37	PC4	I/O	FT_fa	1	TIM1_ETR, I2C2_SCL, USART1_TX, QUADSPI1_BK2_IO3 , EVENTOUT	ADC2_IN5
H7	1	1	23	23	J3	31	38	PC5	I/O	TT_a	-	TIM15_BKIN, SAI1_D3, TIM1_CH4N, USART1_RX, HRTIM1_EEV10, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
F6	17	16	24	24	H4	32	39	PB0	I/O	TT_a	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, QUADSPI1_BK1_IO1 , HRTIM1_FLT5, UCPD1_FRSTX, EVENTOUT	ADC3_IN12/ADC 1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
G6	18	17	25	25	КЗ	33	40	PB1	I/O	TT_a	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, QUADSPI1_BK1_IO0 , LPUART1_RTS_DE, HRTIM1_SCOUT, EVENTOUT	ADC3_IN1/ADC1 _IN12, COMP1_INP, OPAMP3_VOUT, OPAMP6_VINM
J7	19	18	26	26	J4	34	41	PB2	I/O	TT_a	1	RTC_OUT2, LPTIM1_OUT, TIM5_CH1, TIM20_CH1, I2C3_SMBA, QUADSPI1_BK2_IO1 , HRTIM1_SCIN, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM
H6	•	19	27	27	K4	35	42	VSSA	S	-	-	-	-
J6	20	20	28	28	K5	36	43	VREF+	S	-	-	-	VREFBUF_OUT
-	-	-	-	-	-	-	44	VREF+	S	-	-	-	VREFBUF_OUT
J5	21	21	29	29	J5	37	45	VDDA	S	-	-	-	-
H9	-	-	-	-	E5	-	46	VSS	S	-	-	-	-
J1	-	-	-	-	F5	-	47	VDD	S	-	-	-	-
-	-	-	-	-	-	-	48	PF11	I/O	FT	-	TIM20_ETR, FMC_NE4, EVENTOUT	-



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				320404XL pii				,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	1	-	-	49	PF12	I/O	FT	-	TIM20_CH1, FMC_A6, EVENTOUT	-
-	ı	1	-	1	1	-	50	PF13	I/O	FT	1	TIM20_CH2, I2C4_SMBA, FMC_A7, EVENTOUT	-
-	1	-	-	ı	-	-	51	PF14	I/O	FT_f	1	TIM20_CH3, I2C4_SCL, FMC_A8, EVENTOUT	-
-	1	-	-	-	1	-	52	PF15	I/O	FT_f	'	TIM20_CH4, I2C4_SDA, FMC_A9, EVENTOUT	-
H5	-	-	-	30	G5	38	53	PE7	I/O	TT_a		TIM1_ETR, FMC_D4, SAI1_SD_B, EVENTOUT	ADC3_IN4, COMP4_INP
G5	,	-	-	31	H5	39	54	PE8	I/O	FT_a	1	TIM5_CH3, TIM1_CH1N, FMC_D5, SAI1_SCK_B, EVENTOUT	ADC345_IN6, COMP4_INM
F5	1	-	-	32	Н6	40	55	PE9	I/O	FT_a		TIM5_CH4, TIM1_CH1,FMC_D6, SAI1_FS_B, EVENTOUT	ADC3_IN2
J4	-	-	-	33	K6	41	56	PE10	I/O	FT_a	-	TIM1_CH2N, QUADSPI1_CLK, FMC_D7, SAI1_MCLK_B, EVENTOUT	ADC345_IN14
H4	1	-	-	34	J6	42	57	PE11	I/O	FT_a	1	TIM1_CH2, SPI4_NSS, QUADSPI1_BK1_NC S, FMC_D8, EVENTOUT	ADC345_IN15
E5	-	-	-	35	G6	43	58	PE12	I/O	FT_a	1	TIM1_CH3N, SPI4_SCK, QUADSPI1_BK1_IO0 , FMC_D9, EVENTOUT	ADC345_IN16
G4	-	-	-	36	K7	44	59	PE13	I/O	FT_a	-	TIM1_CH3, SPI4_MISO, QUADSPI1_BK1_IO1 , FMC_D10, EVENTOUT	ADC3_IN3

Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb			011	32G484XE pii	1 401		,00	The state of the s	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J3	1	-	-	37	J7	45	60	PE14	I/O	FT_a	-	TIM1_CH4, SPI4_MOSI, TIM1_BKIN2, QUADSPI1_BK1_IO2 , FMC_D11, EVENTOUT	ADC4_IN1
F4	1	1	1	38	H7	46	61	PE15	I/O	FT_a	1	TIM1_BKIN, TIM1_CH4N, USART3_RX, QUADSPI1_BK1_IO3 , FMC_D12, EVENTOUT	ADC4_IN2
НЗ	22	22	30	39	J8	47	62	PB10	I/O	TT_a	-	TIM2_CH3, USART3_TX, LPUART1_RX, QUADSPI1_CLK, TIM1_BKIN, HRTIM1_FLT3, SAI1_SCK_A, EVENTOUT	COMP5_INM, OPAMP3_VINM, OPAMP4_VINM
J2	ı	23	31	40	E6	48	63	VSS	S	-	1	-	-
J1	23	24	32	41	F7	49	64	VDD	S	-	-	-	-
H2	24	25	33	42	Н8	50	65	PB11	I/O	TT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, QUADSPI1_BK1_NC S, HRTIM1_FLT4, EVENTOUT	ADC12_IN14, COMP6_INP, OPAMP4_VINP, OPAMP6_VOUT
G3	25	26	34	43	K8	51	66	PB12	I/O	TT_a	-	TIM5_ETR, I2C2_SMBA, SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, FDCAN2_RX, HRTIM1_CHC1, EVENTOUT	ADC4_IN3/ADC1 _IN11, COMP7_INM, OPAMP4_VOUT, OPAMP6_VINP
H1	26	27	35	44	J9	52	67	PB13	I/O	TT_a	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, FDCAN2_TX, HRTIM1_CHC2, EVENTOUT	ADC3_IN5, COMP5_INP, OPAMP3_VINP, OPAMP4_VINP, OPAMP6_VINP



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				32G464XL pii			(
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G2	27	28	36	45	Н9	53	68	PB14	I/O	TT_a	1	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, HRTIM1_CHD1, EVENTOUT	ADC4_IN4/ADC1 _IN5, COMP7_INP, OPAMP2_VINP, OPAMP5_VINP
E4	28	29	37	46	K9	54	69	PB15	I/O	TT_a	1	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/I2S2_SD , HRTIM1_CHD2, EVENTOUT	ADC4_IN5/ADC2 _IN15, COMP6_INM, OPAMP5_VINM
G1	-	-	-	47	K10	55	70	PD8	I/O	TT_a	1	USART3_TX, FMC_D13, EVENTOUT	ADC4_IN12/ADC 5_IN12, OPAMP4_VINM
F3	-	-	-	48	G8	56	71	PD9	I/O	TT_a	1	USART3_RX, FMC_D14, EVENTOUT	ADC4_IN13/ADC 5_IN13, OPAMP6_VINP
F2	-	-	-	49	G7	57	72	PD10	I/O	FT_a	1	USART3_CK, FMC_D15, EVENTOUT	ADC345_IN7, COMP6_INM
E2	-	-	-	-	H10	58	73	PD11	I/O	TT_a	1	TIM5_ETR, I2C4_SMBA, USART3_CTS, FMC_A16, EVENTOUT	ADC345_IN8, COMP6_INP, OPAMP4_VINP
-	-	-	-	-	J10	59	74	PD12	I/O	TT_a	1	TIM4_CH1, USART3_RTS_DE, FMC_A17, EVENTOUT	ADC345_IN9, COMP5_INP, OPAMP5_VINP
-	-	-	-	-	G9	60	75	PD13	I/O	FT_a	1	TIM4_CH2, FMC_A18, EVENTOUT	ADC345_IN10, COMP5_INM
-	-	-	-	-	F8	61	76	PD14	I/O	TT_a	-	TIM4_CH3, FMC_D0, EVENTOUT	ADC345_IN11, COMP7_INP, OPAMP2_VINP
-	-	-	-	-	G10	62	77	PD15	I/O	FT_a	-	TIM4_CH4, SPI2_NSS, FMC_D1, EVENTOUT	COMP7_INM
B1	ı	-	-	50	E7	63	78	VSS	S	-	-	-	-
E1	-	-	-	51	-	64	79	VDD	S	-	-	-	-

Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				320404XL pii				·	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
E3	29	-	38	52	F9	65	80	PC6	I/O	FT_f	1	TIM3_CH1, HRTIM1_EEV10, TIM8_CH1, I2S2_MCK, COMP6_OUT, I2C4_SCL, HRTIM1_CHF1, EVENTOUT	-
D5	1	'	39	53	F10	66	81	PC7	I/O	FT_f	1	TIM3_CH2, HRTIM1_FLT5, TIM8_CH2, I2S3_MCK, COMP5_OUT, I2C4_SDA, HRTIM1_CHF2, EVENTOUT	-
-	-	-	-	-	-	-	82	PG0	I/O	FT	1	TIM20_CH1N, FMC_A10, EVENTOUT	-
-	-	-	-	-	-	-	83	PG1	I/O	FT	1	TIM20_CH2N, FMC_A11, EVENTOUT	-
-	-	-	-	-	-	-	84	PG2	I/O	FT	1	TIM20_CH3N, SPI1_SCK, FMC_A12, EVENTOUT	-
-	-	-	-	-	-	-	85	PG3	I/O	FT_f		TIM20_BKIN, I2C4_SCL, SPI1_MISO, TIM20_CH4N, FMC_A13, EVENTOUT	-
-	,	,	-	-	-	-	86	PG4	I/O	FT_f	1	TIM20_BKIN2, I2C4_SDA, SPI1_MOSI, FMC_A14, EVENTOUT	-
C5	1	1	40	54	E8	67	87	PC8	I/O	FT_f	1	TIM3_CH3, HRTIM1_CHE1, TIM8_CH3, TIM20_CH3, COMP7_OUT, I2C3_SCL, EVENTOUT	-



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb	er					ē		-	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
D2	-	-	41	55	E9	68	88	PC9	I/O	FT_f	'	TIM3_CH4, RTIM1_CHE2, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
D1	30	30	42	56	E10	69	89	PA8	I/O	FT_a	1	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, COMP7_OUT, TIM4_ETR, FDCAN3_RX, SAI1_CK2, HRTIM1_CHA1, SAI1_SCK_A, EVENTOUT	ADC5_IN1, OPAMP5_VOUT
D4	31	31	43	57	D10	70	90	PA9	I/O	FT_fd a	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, OMP5_OUT, TIM15_BKIN, TIM2_CH3, HRTIM1_CHA2, SAI1_FS_A, EVENTOUT	ADC5_IN2, UCPD1_DBCC1
D3	32	32	44	58	D9	71	91	PA10	I/O	FT_fd a	-	TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, TIM8_BKIN, SAI1_D1, HRTIM1_CHB1, SAI1_SD_A, EVENTOUT	UCPD1_DBCC2



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				320404XL pii				,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
C2	33	33	45	59	C10	72	92	PA11	I/O	FT_u	-	SPI2_MOSI/I2S2_SD , TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, HRTIM1_CHB2, EVENTOUT	USB_DM
C1	34	34	46	60	C9	73	93	PA12	I/O	FT_u	-	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR, HRTIM1_FLT1, EVENTOUT	USB_DP
A8	-	35	47	61	F6	74	94	VSS	S	-	-	-	-
A1	35	36	48	62	-	75	95	VDD	S	-	-	-	-
B2	36	37	49	63	D8	76	96	PA13	I/O	FT_f	(4)	SWDIO-JTMS, TIM16_CH1N, I2C4_SCL, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B, EVENTOUT	-
-	1	-	-	-	1	-	97	PF6	I/O	FT_f	-	TIM5_ETR, TIM4_CH4, SAI1_SD_B, I2C2_SCL, TIM5_CH1, USART3_RTS, QUADSPI1_BK1_IO3, EVENTOUT	-
C3	37	38	50	64	B10	77	98	PA14	I/O	FT_f	(4)	SWCLK-JTCK, LPTIM1_OUT, I2C4_SMBA, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B, EVENTOUT	-



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				32G464XL pii				,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
A2	38	39	51	65	В9	78	99	PA15	I/O	FT_f	(4)	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, FDCAN3_TX, HRTIM1_FLT2, TIM2_ETR, EVENTOUT	-
В3	39	-	52	66	C8	79	100	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/I2S3_CK, USART3_TX, HRTIM1_FLT6, EVENTOUT	-
C4	40	-	53	67	C7	80	101	PC11	I/O	FT_f	-	HRTIM1_EEV2, TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-
A3	,	,	54	68	A10	81	102	PC12	I/O	FT	'	TIM5_CH2, HRTIM1_EEV1, TIM8_CH3N, UART5_TX, SPI3_MOSI/I2S3_SD, USART3_CK, UCPD1_FRSTX, EVENTOUT	-
-	-	-	-	-	-	-	103	PG5	I/O	FT	-	TIM20_ETR, SPI1_NSS, LPUART1_CTS, FMC_A15, EVENTOUT	-
-	-	-	-	-	-	-	104	PG6	I/O	FT	1	TIM20_BKIN, I2C3_SMBA, LPUART1_RTS_DE, FMC_INT, EVENTOUT	-
-	-	-	-	-	-	-	105	PG7	I/O	FT_f	-	SAI1_CK1, I2C3_SCL, LPUART1_TX, FMC_INT, SAI1_MCLK_A, EVENTOUT	-

Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				32G484XE pii			(0.0	,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	1	-	-	1	-	-	106	PG8	I/O	FT_f	-	I2C3_SDA, LPUART1_RX, FMC_NE3, EVENTOUT	-
-	ı	1	-	ı	1	-	107	PG9	1/0	FT	1	SPI3_SCK, USART1_TX, FMC_NCE/FMC_NE 2, TIM15_CH1N, EVENTOUT	-
B4	1	1	-	69	B8	82	108	PD0	I/O	FT	1	TIM8_CH4N, FDCAN1_RX, FMC_D2, EVENTOUT	-
A4	1	-	-	70	A9	83	109	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, FDCAN1_TX, FMC_D3, EVENTOUT	-
-	1	1	-	-	ı	-	110	VSS	S	1	-	-	-
A1	•	1	-	1	ı	-	111	VDD	S	ı	•	-	-
B5	-	-	55	71	В7	84	112	PD2	I/O	FT	-	TIM3_ETR, TIM8_BKIN, UART5_RX, EVENTOUT	-
-	1	-	-	1	C6	85	113	PD3	I/O	FT	-	TIM2_CH1/ TIM2_ETR, USART2_CTS, QUADSPI1_BK2_NC S, FMC_CLK, EVENTOUT	-
-	1	-	-	1	A8	86	114	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, QUADSPI1_BK2_IO0 , FMC_NOE, EVENTOUT	-
-	-	-	-	-	A7	87	115	PD5	I/O	FT	1	USART2_TX, QUADSPI1_BK2_IO1 , FMC_NWE, EVENTOUT	-
-	1	-	-	-	A6	88	116	PD6	I/O	FT	1	TIM2_CH4, SAI1_D1, USART2_RX, QUADSPI1_BK2_IO2 , FMC_NWAIT, SAI1_SD_A, EVENTOUT	-



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				320404XL pii				,	
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	В6	89	117	PD7	I/O	FT	-	TIM2_CH3, USART2_CK, QUADSPI1_BK2_IO3 , FMC_NCE/FMC_NE 1, EVENTOUT	-
A5	41	40	56	72	A5	90	118	PB3	I/O	FT	(4)	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, UCPD1_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, TIM3_ETR, FDCAN3_RX, HRTIM1_SCOUT, HRTIM1_EEV9, SAI1_SCK_B, EVENTOUT	-
C6	42	41	57	73	C5	91	119	PB4	I/O	FT_c	(4)	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, UART5_RTS_DE, TIM17_BKIN, FDCAN3_TX, HRTIM1_EEV7, SAI1_MCLK_B, EVENTOUT	UCPD1_CC2
A6	43	42	58	74	B5	92	120	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/I2S3_SD , USART2_CK, I2C3_SDA, FDCAN2_RX, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B, HRTIM1_EEV6, UART5_CTS, EVENTOUT	-



Table 12. STM32G484xE pin definition (continued)

			Pin N	lumb				32 3404XL pii			Ì		
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
В6	44	43	59	75	A4	93	121	PB6	I/O	FT_c		TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, FDCAN2_TX, TIM8_BKIN2, LPTIM1_ETR, HRTIM1_SCIN, HRTIM1_FEV4, SAI1_FS_B, EVENTOUT	UCPD1_CC1
C7	45	44	60	76	B4	94	122	PB7	I/O	FT_f	1	TIM17_CH1N, TIM4_CH2, I2C4_SDA, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, FMC_NL, HRTIM1_EEV3, UART4_CTS, EVENTOUT	PVD_IN
В7	46	45	61	77	A3	95	123	PB8-BOOT0	I/O	FT_f	(5)	TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, HRTIM1_EEV8, SAI1_MCLK_A, EVENTOUT	-
A7	47	46	62	78	A2	96	124	PB9	I/O	FT_f	1	TIM17_CH1, TIM4_CH4, SAI1_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, FDCAN1_TX, TIM8_CH3, TIM1_CH3N, HRTIM1_EEV5, SAI1_FS_A, EVENTOUT	-



					Iabi	C 12.	O I W	32G464XE PII	ı ucı	1111111011	JUU	illilueu)	
			Pin N	lumb	er					ē			
WLCSP81	UFQFPN48	LQFP48	LQFP64	LQFP80	TFBGA100	LPQF100	LPQF128	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	-	C4	97	125	PE0	I/O	FT	-	TIM4_ETR, TIM20_CH4N, TIM16_CH1, TIM20_ETR, USART1_TX, FMC_NBL0, EVENTOUT	-
-	-	,	,	-	В3	98	126	PE1	I/O	FT	-	TIM17_CH1, TIM20_CH4, USART1_RX, FMC_NBL1, EVENTOUT	-
-	-	47	63	79	-	99	127	VSS	S	-	-	-	-

Table 12. STM32G484xE pin definition (continued)

Α9

48

64 80 S

VDD

100 | 128



DS12983 Rev 2 72/238

Function availability depends on the chosen device.

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (e.g. to drive an LED).

After a backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs".

^{4.} After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.

It is recommended to set PB8 in another mode than analog mode after startup to limit consumption if the pin is left unconnected.

4.10 Alternate functions

Table 13. Alternate function

3

_																	
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PA0	-	TIM2_CH1	TIM5_CH1	-	-	-	-	USART2_ CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ETR	-	-	-	TIM2_ ETR	EVENT OUT
	PA1	RTC_ REFIN	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS_DE	-	TIM15_ CH1N	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	TIM5_CH3	-	-	-	-	USART2_ TX	COMP2 _OUT	TIM15_ CH1	QUADSPI1_ BK1_NCS	-	LPUART1_TX	-	UCPD1_ FRSTX	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	SAI1_CK1	-	-	-	USART2_ RX	-	TIM15_ CH2	QUADSPI1_ CLK	-	LPUART1_RX	SAI1_MCLK_ A	-	EVENT OUT
	PA4	-	-	TIM3_CH2	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	SAI1_FS_B	-	EVENT OUT
	PA5	-	TIM2_CH1	TIM2_ETR	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	UCPD1_ FRSTX	EVENT OUT
	PA6	-	TIM16_CH1	TIM3_CH1	-	TIM8_ BKIN	SPI1_MISO	TIM1_BKIN	-	COMP1 _OUT	-	QUADSPI1_ BK1_IO3	-	LPUART1_ CTS	-	-	EVENT OUT
4	PA7	-	TIM17_CH1	TIM3_CH2	-	TIM8_ CH1N	SPI1_MOSI	TIM1_ CH1N	-	COMP2_ OUT	-	QUADSPI1_ BK1_IO2	-	-	-	UCPD1_ FRSTX	EVENT OUT
PortA	PA8	мсо	-	I2C3_SCL	-	I2C2_ SDA	I2S2_MCK	TIM1_CH1	USART1_ CK	COMP7 _OUT	-	TIM4_ETR	FDCAN3 _RX	SAI1_CK2	HRTIM1_ CHA1	SAI1_SC K_A	EVENT OUT
	PA9	-	-	I2C3_SMBA	-	I2C2_ SCL	12S3_MCK	TIM1_CH2	USART1_ TX	COMP5 _OUT	TIM15_ BKIN	TIM2_CH3	-	-	HRTIM1_ CHA2	SAI1_FS _A	EVENT OUT
	PA10	-	TIM17_BKIN	-	USB_ CRS_SYNC	I2C2_ SMBA	SPI2_MISO	TIM1_CH3	USART1_ RX	COMP6 _OUT	-	TIM2_CH4	TIM8_ BKIN	SAI1_D1	HRTIM1_ CHB1	SAI1_SD _A	EVENT OUT
	PA11	-	-	-	-	-	SPI2_MOSI/ I2S2_SD	TIM1_ CH1N	USART1_ CTS	COMP1 _OUT	FDCAN1 _RX	TIM4_CH1	TIM1_ CH4	TIM1_BKIN2	HRTIM1_ CHB2	-	EVENT OUT
	PA12	-	TIM16_CH1	-	-	-	12SCKIN	TIM1_ CH2N	USART1_ RTS_DE	COMP2 _OUT	FDCAN1 _TX	TIM4_CH2	TIM1_ ETR	-	HRTIM1_ FLT1	-	EVENT OUT
	PA13	SWDIO- JTMS	TIM16_CH1N	-	I2C4_SCL	I2C1_ SCL	IR_OUT	-	USART3_ CTS	-	-	TIM4_CH3	-	-	SAI1_SD_B	-	EVENT OUT
	PA14	SWCLK- JTCK	LPTIM1_OUT	-	I2C4_SMBA	I2C1_ SDA	TIM8_CH2	TIM1_ BKIN	USART2_ TX	-	-	-	-	-	SAI1_FS_B	-	EVENT OUT
	PA15	JTDI	TIM2_CH1	TIM8_CH1	-	I2C1_ SCL	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ RX	UART4 _RTS_DE	TIM1_ BKIN	-	FDCAN3	-	HRTIM1_ FLT2	TIM2_ ETR	EVENT OUT

Pinouts and pin description

Table 13. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	12C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PB0	-	-	TIM3_CH3	-	TIM8_ CH2N	-	TIM1_ CH2N	-	-	-	QUADSPI1_ BK1_IO1	-	-	HRTIM1_ FLT5	UCPD1_ FRSTX	EVENT OUT
	PB1	-	-	TIM3_CH4	-	TIM8_ CH3N	-	TIM1_ CH3N	-	COMP4_ OUT	-	QUADSPI1_ BK1_IO0	-	LPUART1_ RTS_DE	HRTIM1_ SCOUT	-	EVENT OUT
	PB2	RTC_OUT2	LPTIM1_OUT	TIM5_CH1	TIM20_CH1	I2C3_ SMBA	-	-	-	-	-	QUADSPI1_ BK2_IO1	-	-	HRTIM1_ SCIN	-	EVENT OUT
	PB3	JTDO- TRACESWO	TIM2_CH2	TIM4_ETR	USB_CRS_ SYNC	TIM8_ CH1N	SPI1_SCK	SPI3_SCK/ I2S3_CK	USART2_ TX	-	-	TIM3_ETR	FDCAN3 _RX	HRTIM1_ SCOUT	HRTIM1_ EEV9	SAI1_ SCK_B	EVENT OUT
	PB4	JTRST	TIM16_CH1	TIM3_CH1	-	TIM8_ CH2N	SPI1_MISO	SPI3_MISO	USART2_ RX	UART5_ RTS_DE	-	TIM17_BKIN	FDCAN3 _TX	-	HRTIM1_ EEV7	SAI1_ MCLK_B	EVENT OUT
	PB5	-	TIM16_BKIN	TIM3_CH2	TIM8_CH3N	I2C1_ SMBA	SPI1_MOSI	SPI3_MOSI /I2S3_SD	USART2_ CK	I2C3_SDA	FDCAN2 _RX	TIM17_CH1	LPTIM1_ IN1	SAI1_SD_B	HRTIM1_ EEV6	UART5_ CTS	EVENT OUT
	PB6	-	TIM16_CH1N	TIM4_CH1	-	-	TIM8_CH1	TIM8_ETR	USART1_ TX	COMP4_ OUT	FDCAN2 _TX	TIM8_BKIN2	LPTIM1_ ETR	HRTIM1_SCIN	HRTIM1_ EEV4	SAI1_FS _B	EVENT OUT
B	PB7	-	TIM17_CH1N	TIM4_CH2	I2C4_SDA	I2C1_ SDA	TIM8_BKIN	-	USART1_ RX	COMP3_ OUT	-	TIM3_CH4	LPTIM1_ IN2	FMC_NL	HRTIM1_ EEV3	UART4_ CTS	EVENT OUT
Port	PB8	-	TIM16_CH1	TIM4_CH3	SAI1_CK1	I2C1_ SCL	-	-	USART3_ RX	COMP1_ OUT	FDCAN1 _RX	TIM8_CH2	-	TIM1_BKIN	HRTIM1_ EEV8	SAI1_ MCLK_A	EVENT OUT
	PB9	-	TIM17_CH1	TIM4_CH4	SAI1_D2	I2C1_ SDA	-	IR_OUT	USART3_ TX	COMP2_ OUT	FDCAN1 _TX	TIM8_CH3	-	TIM1_CH3N	HRTIM1_ EEV5	SAI1_FS _A	EVENT OUT
	PB10	-	TIM2_CH3	-	-	-	-	-	USART3_ TX	LPUART1_ RX	-	QUADSPI1_ CLK	-	TIM1_BKIN	HRTIM1_ FLT3	SAI1_SC K_A	EVENT OUT
	PB11	-	TIM2_CH4	-	-	-	-	-	USART3_ RX	LPUART1_ TX	-	QUADSPI1_ BK1_NCS	-	-	HRTIM1_ FLT4	-	EVENT OUT
	PB12	-	-	TIM5_ETR	-	I2C2_ SMBA	SPI2_NSS/ I2S2_WS	TIM1_BKIN	USART3_ CK	LPUART1_ RTS_DE	FDCAN2 _RX	-	-	-	HRTIM1_ CHC1	-	EVENT OUT
	PB13	-	-	-	-	-	SPI2_SCK/ I2S2_CK	TIM1_ CH1N	USART3_ CTS	LPUART1_ CTS	FDCAN2 _TX	-	-	-	HRTIM1_ CHC2	-	EVENT OUT
	PB14	-	TIM15_CH1	-	-	-	SPI2_MISO	TIM1_ CH2N	USART3_ RTS_DE	COMP4_ OUT	-	-	-	-	HRTIM1_ CHD1	-	EVENT OUT
	PB15	RTC_REFIN	TIM15_CH2	TIM15_CH1N	COMP3_OUT	TIM1_ CH3N	SPI2_MOSI/ I2S2_SD	-	-	-	-	-	-	-	HRTIM1_ CHD2	-	EVENT OUT





Table 13. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PC0	-	LPTIM1_IN1	TIM1_CH1	-	-	-	-	-	LPUART1_ RX	-	-	-	-	-	-	EVENT OUT
	PC1	-	LPTIM1_OUT	TIM1_CH2	-	-	-	-	-	LPUART1_ TX	-	QUADSPI1_ BK2_IO0	-	-	SAI1_SD_A	-	EVENT OUT
	PC2	-	LPTIM1_IN2	TIM1_CH3	COMP3_OUT	-	-	TIM20_CH2	-	-	-	QUADSPI1_ BK2_IO1	-	-	-	-	EVENT OUT
	PC3	-	LPTIM1_ETR	TIM1_CH4	SAI1_D1	-	-	TIM1_ BKIN2	-	-	-	QUADSPI1_ BK2_IO2	-	-	SAI1_SD_A	-	EVENT OUT
	PC4	-	-	TIM1_ETR	-	I2C2_ SCL	-	-	USART1_ TX	-	-	QUADSPI1_ BK2_IO3	-	-	-	-	EVENT OUT
	PC5	-	-	TIM15_BKIN	SAI1_D3	-	-	TIM1_ CH4N	USART1_ RX	-	-	-	-	-	HRTIM1_ EEV10	-	EVENT OUT
	PC6	-	-	TIM3_CH1	HRTIM1_EEV10	TIM8_ CH1	-	I2S2_MCK	COMP6_ OUT	I2C4_SCL	-	-	-	-	HRTIM1_ CHF1	-	EVENT OUT
O	PC7	-	-	TIM3_CH2	HRTIM1_FLT5	TIM8_ CH2	-	I2S3_MCK	COMP5_ OUT	I2C4_SDA	-	-	-	-	HRTIM1_ CHF2	-	EVENT OUT
Port	PC8	-	-	TIM3_CH3	HRTIM1_CHE1	TIM8_ CH3	-	TIM20_CH3	COMP7_ OUT	I2C3_SCL	-	-	-	-	-	-	EVENT OUT
	PC9	-	-	TIM3_CH4	HRTIM1_CHE2	TIM8_ CH4	I2SCKIN	TIM8_ BKIN2	-	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC10	-	-	-	-	TIM8_ CH1N	UART4_TX	SPI3_SCK/ I2S3_CK	USART3_ TX	-	-	-	-	-	HRTIM1_ FLT6	-	EVENT OUT
	PC11	-	-	-	HRTIM1_EEV2	TIM8_ CH2N	UART4_RX	SPI3_MISO	USART3_ RX	I2C3_SDA	-	-	-	-	-	-	EVENT OUT
	PC12	-	TIM5_CH2	-	HRTIM1_EEV1	TIM8_ CH3N	UART5_TX	SPI3_MOSI /I2S3_SD	USART3_ CK	-	-	-	-	-	-	UCPD1_ FRSTX	EVENT OUT
	PC13	-	-	TIM1_BKIN	-	TIM1_ CH1N	-	TIM8_ CH4N	-	-	-	-	-	-	-	-	EVENT OUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Pinouts and pin description

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	12C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PD0	-	-	-	-	-	-	TIM8_ CH4N	-	-	FDCAN1 _RX	-	-	FMC_D2	-	-	EVENT OUT
	PD1	-	-	-	-	TIM8_ CH4	-	TIM8_ BKIN2	-	-	FDCAN1 _TX	-	-	FMC_D3	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	TIM8_ BKIN	UART5_RX	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD3	-	-	TIM2_CH1/ TIM2_ETR	-	-	-	-	USART2_ CTS	-	-	QUADSPI1 _BK2_NCS	-	FMC_CLK	-	-	EVENT OUT
	PD4	-	-	TIM2_CH2	-	-	-	-	USART2_ RTS_DE	-	-	QUADSPI1_ BK2_IO0	-	FMC_NOE	-	-	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_ TX	-	-	QUADSPI1_ BK2_IO1	-	FMC_NWE	-	-	EVENT OUT
	PD6	-	-	TIM2_CH4	SAI1_D1	-	-	-	USART2_ RX	-	-	QUADSPI1_ BK2_IO2	-	FMC_NWAIT	SAI1_SD_A	-	EVENT OUT
0	PD7	-	-	TIM2_CH3	-	-	-	-	USART2_ CK	-	-	QUADSPI1_ BK2_IO3	-	FMC_NCE/ FMC_NE1	-	-	EVENT OUT
Port	PD8	-	-	-	-	-	-	-	USART3_ TX	-	-	-	-	FMC_D13	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	USART3_ RX	-	-	-	-	FMC_D14	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	USART3_ CK	-	-	-	-	FMC_D15	-	-	EVENT OUT
	PD11	-	TIM5_ETR	-	-	I2C4_ SMBA	-	-	USART3_ CTS	-	-	-	-	FMC_A16	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	USART3_ RTS_DE	-	-	-	-	FMC_A17	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	FMC_A18	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	FMC_D0	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	SPI2_NSS	-	-	-	-	-	FMC_D1	-	-	EVENT OUT



Table 13. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PE0	-	-	TIM4_ETR	TIM20_CH4N	TIM16_ CH1	-	TIM20_ETR	USART1_ TX	-	FDCAN1 _RXFD	-	-	FMC_NBL0	-	-	EVENT OUT
	PE1	-	-	-	-	TIM17_ CH1	-	TIM20_CH4	USART1_ RX	-	-	-	-	FMC_NBL1	-	-	EVENT OUT
	PE2	TRACECK	-	TIM3_CH1	SAI1_CK1	-	SPI4_SCK	TIM20_CH1	-	-	-	-	-	FMC_A23	SAI1_MCLK_ A	-	EVENT OUT
	PE3	TRACED0	-	TIM3_CH2	-	-	SPI4_NSS	TIM20_CH2	-	-	-	-	-	FMC_A19	SAI1_SD_B	-	EVENT OUT
	PE4	TRACED1	-	TIM3_CH3	SAI1_D2	-	SPI4_NSS	TIM20_ CH1N	-	-	-	-	-	FMC_A20	SAI1_FS_A	-	EVENT OUT
	PE5	TRACED2	-	TIM3_CH4	SAI1_CK2	-	SPI4_MISO	TIM20_ CH2N	-	-	-	-	-	FMC_A21	SAI1_SCK_A	-	EVENT OUT
	PE6	TRACED3	-	-	SAI1_D1	-	SPI4_MOSI	TIM20_ CH3N	-	-	-	-	-	FMC_A22	SAI1_SD_A	-	EVENT OUT
Ē	PE7	-	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	FMC_D4	SAI1_SD_B	-	EVENT OUT
Port E	PE8	-	TIM5_CH3	TIM1_CH1N	-	-	-	-	-	-	-	-	-	FMC_D5	SAI1_SCK_B	-	EVENT OUT
	PE9	-	TIM5_CH4	TIM1_CH1	-	-	-	-	-	-	-	-	-	FMC_D6	SAI1_FS_B	-	EVENT OUT
	PE10	-	-	TIM1_CH2N	-	-	-	-	-	-	-	QUADSPI1_ CLK	-	FMC_D7	SAI1_MCLK_ B	-	EVENT OUT
	PE11	-	-	TIM1_CH2	-	-	SPI4_NSS	-	-	-	-	QUADSPI1_ BK1_NCS	-	FMC_D8	-	-	EVENT OUT
	PE12	-	-	TIM1_CH3N	-	-	SPI4_SCK	-	-	-	-	QUADSPI1_ BK1_IO0	-	FMC_D9	-	-	EVENT OUT
	PE13	-	-	TIM1_CH3	-	r	SPI4_MISO		-	-	-	QUADSPI1_ BK1_IO1	-	FMC_D10	-	-	EVENT OUT
	PE14	-	-	TIM1_CH4	-	-	SPI4_MOSI	TIM1_ BKIN2	-	-	-	QUADSPI1_ BK1_IO2	-	FMC_D11	-	-	EVENT OUT
	PE15	-	-	TIM1_BKIN	-	-	-	TIM1_ CH4N	USART3_ RX	-	-	QUADSPI1_ BK1_IO3	-	FMC_D12	-	-	EVENT OUT

Pinouts and pin description

Table 13.	Alternate	function ((continued)
-----------	------------------	------------	-------------

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	I2C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/HRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PF0	-	-	-	-	I2C2_ SDA	SPI2_NSS/ I2S2_WS	TIM1_ CH3N	-	-	-	-	-	-	-	-	EVENT OUT
	PF1	-	-	-	-	-	SPI2_SCK/ I2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PF2	-	-	TIM20_CH3	-	I2C2_ SMBA	-	-	-	-	-	-	-	FMC_A2	-	-	EVENT OUT
	PF3	-	-	TIM20_CH4	-	I2C3_ SCL	-	-	-	-	-	-	-	FMC_A3	-	-	EVENT OUT
	PF4	-	-	COMP1_OUT	TIM20_CH1N	I2C3_ SDA	-	-	-	-	-	-	-	FMC_A4	-	-	EVENT OUT
	PF5	-	-	TIM20_CH2N	-	-	-	-	-	-	-	-	-	FMC_A5	-	-	EVENT OUT
	PF6	-	TIM5_ETR	TIM4_CH4	SAI1_SD_B	I2C2_ SCL	-	TIM5_CH1	USART3_ RTS	-	-	QUADSPI1_ BK1_IO3	-	-	-	-	EVENT OUT
Ŧ	PF7	-	-	TIM20_BKIN	-	-	-	TIM5_CH2	-	-	-	QUADSPI1_ BK1_IO2	-	FMC_A1	SAI1_MCLK_ B	-	EVENT OUT
Port F	PF8	-	-	TIM20_BKIN2	-	-	-	TIM5_CH3	-	-	-	QUADSPI1_ BK1_IO0	-	FMC_A24	SAI1_SCK_B	-	EVENT OUT
	PF9	-	-	TIM20_BKIN	TIM15_CH1	-	SPI2_SCK	TIM5_CH4	-	-	-	QUADSPI1_ BK1_IO1	-	FMC_A25	SAI1_FS_B	-	EVENT OUT
	PF10	-	-	TIM20_BKIN2	TIM15_CH2	-	SPI2_SCK	-	-	-	-	QUADSPI1_ CLK	-	FMC_A0	SAI1_D3	-	EVENT OUT
	PF11	-	-	TIM20_ETR	-	-	-	-	-	-	-	-	-	FMC_NE4	-	-	EVENT OUT
	PF12	-	-	TIM20_CH1	-	-	-	-	-	-	-	-	-	FMC_A6	-	-	EVENT OUT
	PF13	r.	-	TIM20_CH2	-	I2C4_ SMBA	-	-	-	-	-	-	-	FMC_A7	-	-	EVENT OUT
	PF14	-	-	TIM20_CH3	-	I2C4_ SCL	-	-	-	-	-		-	FMC_A8	-	-	EVENT OUT
	PF15	-	-	TIM20_CH4	-	I2C4_ SDA	-	-	-	-	-	-	-	FMC_A9	-	-	EVENT OUT





Table 13. Alternate function (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	I2C4/ SYS_AF	LPTIM1/ TIM2/5/ 15/16/17	12C1/3/ TIM1/2/3/4/5/8/ 20/15/ COMP1	QUADSPI1/ I2C3/4/SAI1/US B/HRTIM1/ TIM8/20/15/ COMP3	I2C1/2/3/ 4/TIM1/8/ 16/17	QUADSPI1 /SPI1/2/3/4/ I2S2/3/I2C4/ UART4/5/ TIM8/ Infrared	QUADSPI1/ SPI2/3/I2S2 /3/TIM1/5/8/ 20/Infrared	USART1/2/3 /FDCAN/CO MP7/5/6	12C3/4/UAR T4/5/LPUA RT1/COMP 1/2/7/4/5/6/ 3	FDCAN/T IM1/8/15/ FDCAN1/ 2	QUADSPI1/ TIM2/3/4/8/1 7	LPTIM1/ TIM1/8/F DCAN1/3	FMC/LPUART1 /SAI1/IRTIM1/ TIM1	SAI1SAI1/HR TIM1/OPAMP 2	UART4/5/ SAI1/TIM 2/15/ UCPD1	EVENT
	PG0	-	-	TIM20_CH1N	-	-	-	-	-	-	-	-	-	FMC_A10	-	-	EVENT OUT
	PG1	-	-	TIM20_CH2N	-	-	-	-	-	-	-	-	-	FMC_A11	-	-	EVENT OUT
	PG2	-	-	TIM20_CH3N	-	-	SPI1_SCK	-	-	-	-	-	-	FMC_A12	-	-	EVENT OUT
	PG3	-	-	TIM20_BKIN	-	I2C4_ SCL	SPI1_MISO	TIM20_ CH4N	-	-	-	-	-	FMC_A13	-	-	EVENT OUT
	PG4	-	-	TIM20_BKIN2	-	I2C4_ SDA	SPI1_MOSI	-	-	-	-	-	-	FMC_A14	-	-	EVENT OUT
Port G	PG5	-	-	TIM20_ETR	-	-	SPI1_NSS	-	-	LPUART1_ CTS	-	-	-	FMC_A15	-	-	EVENT OUT
	PG6	-	-	TIM20_BKIN	-	I2C3_ SMBA	-	-	-	LPUART1_ RTS_DE	-	-	-	FMC_INT	-	-	EVENT OUT
	PG7	-	-	-	SAI1_CK1	I2C3_ SCL	-	-	-	LPUART1_ TX	-	-	-	FMC_INT	SAI1_MCLK_ A	-	EVENT OUT
	PG8	-	-	-	-	I2C3_ SDA	-	-	-	LPUART1_ RX	-	-	-	FMC_NE3	-	-	EVENT OUT
	PG9	-	-	-	-	-	-	SPI3_SCK	USART1_TX	-	-	-	-	FMC_NCE/ FMC_NE2	-	TIM15_ CH1N	EVENT OUT
	PG10	МСО	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

Electrical characteristics STM32G484xE

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 13*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 14.



5.1.6 Power supply scheme




Figure 15. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

Electrical characteristics STM32G484xE

5.1.7 Current consumption measurement

IDD VBAT VBAT VDDA VDDA VDDA

Figure 16. Current consumption measurement

The I_{DD_ALL} parameters given in *Table 21* to *Table 28* represent the total MCU consumption including the current supplying V_{DD} , V_{DDA} and V_{BAT} .

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 14: Voltage characteristics*, *Table 15: Current characteristics* and *Table 16: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External main supply voltage (including V_{DD} , V_{DDA} and V_{BAT})	-0.3	4.0	
	Input voltage on FT_xxx pins except FT_c pins	V _{SS} -0.3	min (V_{DD} , V_{DDA}) + $4.0^{(3)(4)}$	V
V _{IN} ⁽²⁾	Input voltage on FT_c pins	V _{SS} -0.3	5.5	•
	Input voltage on TT_xx pins	V _{SS} -0.3	4.0	
	Input voltage on any other pins	V _{SS} -0.3	4.0	
$ \Delta V_{DDx} $	Variations between different V_{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	1110

Table 14. Voltage characteristics⁽¹⁾

82/238 DS12983 Rev 2

All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 15: Current characteristics* for the maximum allowed injected current values.

- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 15. Current characteristics

Symbol	Ratings	Max	Unit
ΣIV_{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	150	
ΣIV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	150	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
ΣΙ _{ΙΟ(PIN)}	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
I _{INJ(PIN)} ⁽³⁾	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 ⁽⁴⁾	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

- All main power (V_{DD}, V_{DDA}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Positive injection (when $V_{IN} > V_{DD}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 14: Voltage characteristics for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 16. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



DS12983 Rev 2 83/238

STM32G484xE **Electrical characteristics**

Operating conditions 5.3

General operating conditions 5.3.1

Table 17. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	170	
f _{PCLK1}	Internal APB1 clock frequency	-	0	170	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	170	
V _{DD}	Standard operating voltage	-	1.71 ⁽¹⁾	3.6	V
		ADC	1.62		
		DAC 1 MSPS or DAC 15 MSPS or OPAMP	1.8	3.6	
V_{DDA}	Analog supply voltage	COMP used	1.8	3.6	V
		VREFBUF used	2.4		
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0	3.6	
V _{BAT}	Backup operating voltage	-	1.55	3.6	V
		TT_xx	-0.3	V _{DD} +0.3	
		FT_c	-0.3	5	
V _{IN}	I/O input voltage	All I/O except TT_xx and FT_c	-0.3	MIN(MIN(V _{DD} , V _{DDA})+3.6 V, 5.5 V) ⁽²⁾⁽³⁾	V
P _D	Power dissipation	See Section 6.9: Thermal cha appropriate thermal resis Power dissipation is then calc temperature (T _A) and maximum j selected therma	stance and ulated acc unction ter	package. ording ambient orperature (T _J) and	mW
P _D	Power dissipation	See Section 6.9: Thermal character appropriate thermal resistance and is then calculated according to am maximum junction temperature (Tyresistance.	d package. bient temp	Power dissipation erature (T _A),	mW
	Ambient temperature for the	Maximum power dissipation	-40	85	
_	suffix 6 version	Low-power dissipation ⁽⁴⁾	-40	105	°C
T _A	Ambient temperature for the	Maximum power dissipation	-40	125	
	suffix 3 version	Low-power dissipation ⁽⁴⁾	-40	130	
т	Junction temperature range	Suffix 6 version	-40	105	°C
T _J	Juniolion temperature range	Suffix 3 version	-40	130	

When RESET is released functionality is guaranteed down to $\rm V_{BOR0}\,Min.$

84/238 DS12983 Rev 2



This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between MIN(V_{DD} , V_{DDA})+3.6 V and 5.5V.

- 3. For operation with voltage higher than Min (V_{DD}, V_{DDA}) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.
- In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 6.9: Thermal characteristics).



DS12983 Rev 2 85/238

Electrical characteristics STM32G484xE

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 18* are derived from tests performed under the ambient temperature condition summarized in *Table 17*.

Table 18. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		0	∞	µs/V
t _{VDD}	V _{DD} fall time rate	-	10	∞	μ5/ ν
+	V _{DDA} rise time rate		0	∞	µs/V
^t ∨DDA	V _{DDA} fall time rate	-	10	∞	μ5/ V

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under the ambient temperature conditions summarized in *Table 17: General operating conditions*.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} (2)	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} ⁽²⁾	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
VBOR0`	Brown-out reset tilleshold o	Falling edge	1.6	1.64	1.69	V
\/	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
V _{BOR1}	brown-out reset threshold 1	Falling edge	1.96	2	2.04	V
\/	Brown out root throohold 2	Rising edge	2.26	2.31	2.35	V
V_{BOR2}	Brown-out reset threshold 2	Falling edge	2.16	2.20	2.24	V
17	Duction and was at three shalled 2	Rising edge	2.56	2.61	2.66	V
V_{BOR3}	Brown-out reset threshold 3	Falling edge	2.47	2.52	2.57	V
\/	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
V_{BOR4}	Brown-out reset threshold 4	Falling edge	2.76	2.81	2.86	V
\/	Programmable voltage	Rising edge	2.1	2.15	2.19	V
V_{PVD0}	detector threshold 0	Falling edge	2	2.05	2.1	V
\/	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
V_{PVD1}	PVD Inreshold 1	Falling edge	2.15	2.20	2.25	V
	DVD three-bald O	Rising edge	2.41	2.46	2.51	.,
V_{PVD2}	PVD threshold 2	Falling edge	2.31	2.36	2.41	V
V	DVD through old 2	Rising edge	2.56	2.61	2.66	.,
V_{PVD3}	PVD threshold 3	Falling edge	2.47	2.52	2.57	V

86/238 DS12983 Rev 2

Table 19. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
V _{PVD4}	FVD tillesiloid 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
V _{PVD5}	F VD tillesilold 5	Falling edge	2.75	2.81	2.86	V
V _{PVD6}	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
PVD6	1 VD tillesiloid 0	Falling edge	2.84	2.90	2.96	v
V _{hyst BORH0}	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
, _ ,		Hysteresis in other mode	-	30	-	
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μA
V	V _{DDA} peripheral voltage	Rising edge	1.61	1.65	1.69	V
V_{PVM1}	monitoring (COMP/ADC)	Falling edge	1.6	1.64	1.68	v
V	V _{DDA} peripheral voltage	Rising edge	1.78	1.82	1.86	V
V_{PVM2}	monitoring (OPAMP/DAC)	Falling edge	1.77	1.81	1.85	V
V _{hyst_PVM1}	PVM1 hysteresis	-	-	10	-	mV
V _{hyst_PVM2}	PVM2 hysteresis	-	-	10	-	mV
I _{DD} (PVM1/PVM2)	PVM1 and PVM2 consumption from V _{DD}	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

Electrical characteristics STM32G484xE

5.3.4 Embedded voltage reference

The parameters given in *Table 20* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

Table 20. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +130 °C	1.182	1.212	1.232	V
t _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	4 ⁽²⁾	-	-	μs
t _{start_vrefint}	Start time of reference voltage buffer when ADC is enable	-	-	8	12 ⁽²⁾	μs
I _{DD} (V _{REFINTBUF})	V _{REFINT} buffer consumption from V _{DD} when converted by ADC	-	-	12.5	20 ⁽²⁾	μΑ
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DD} = 3 V	-	5	7.5 ⁽²⁾	mV
T _{Coeff}	Average temperature coefficient	-40°C < T _A < +130°C	-	30	50 ⁽²⁾	ppm/°C
A _{Coeff}	Long term stability	1000 hours, T = 25°C	-	300	1000 ⁽²⁾	ppm
V _{DDCoeff}	Average voltage coefficient	3.0 V < V _{DD} < 3.6 V	-	250	1200 ⁽²⁾	ppm/V
V _{REFINT_DIV1}	1/4 reference voltage		24	25	26	0/
V _{REFINT_DIV2}	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage		74	75	76	IXEI IIVI

^{1.} The shortest sampling time is determined in the application by multiple iterations.

^{2.} Guaranteed by design.




Figure 17. V_{REFINT} versus temperature

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in *Figure 16: Current consumption measurement*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "number of wait states according to CPU clock (HCLK) frequency" available in the reference manual RM0440 "STM32G4 Series advanced Arm[®]-based 32-bit MCUs").
- When the peripherals are enabled f_{PCLK} = f_{HCLK}
- The voltage scaling Range 1 is adjusted to f_{HCLK} frequency as follows:
 - Voltage Range 1 Boost mode for 150 MHz < f_{HCLK} ≤ 170 MHz
 - Voltage Range 1 Normal mode for 26 MHz < f_{HCLK} ≤ 150 MHz

The parameters given in *Table 21* to *Table 28* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.



Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)

		Condition	n				Тур	-				Max										
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit							
				26 MHz	3.65	3.85	4.45	5.1	6.45	4.00	4.50	6.50	8.40	13.00								
				16 MHz	2.30	2.55	3.1	3.8	5.15	2.60	3.20	5.20	7.10	11.00								
				8 MHz	1.25	1.5	2.05	2.8	4.1	1.60	2.10	4.10	6.00	9.80								
			Range 2	4 MHz	0.75	0.955	1.5	2.3	3.6	0.94	1.50	3.50	5.40	9.30								
				2 MHz	0.47	0.69	1.25	2	3.35	0.65	1.30	3.20	5.10	9.00								
	48 MHz included bypass mode PL			1 MHz	0.34	0.55	1.1	1.9	3.2	0.51	1.10	3.00	5.00	8.90								
		hypass mode PLI	f = f up to		100 KHz	0.22	0.43	0.98	1.75	3.1	0.38	0.94	2.90	4.80	8.70							
IDD (Run)			Range 1 Boost mode	170 MHz	29.50	29.5	31	32	34.5	30.00	30.00	34.00	36.00	42.00	mA							
iss (reall)	in Run mode			150 MHz	24.50	26	27	28	30	25.00	27.00	29.00	32.00	37.00								
			1	1	1		120 MHz	19.50	20	20.5	21.5	23.5	20.00	21.00	23.00	25.00	31.00					
						uisabic	disable	uisabic	uisable	disable	disable	disable	disable		80 MHz	13.00	13.5	14	15.5	17	14.00	14.00
				72 MHz	12.00	12	13	14	15.5	13.00	13.00	16.00	18.00	23.00								
	F			Range	Range 1	64 MHz	10.50	11	11.5	12.5	14.5	11.00	12.00	14.00	16.00	22.00						
				48 MHz	7.90	8.2	9	9.7	11.5	8.40	9.00	12.00	14.00	20.00								
			32 MHz	5.40	5.65	6.4	7.2	8.85	5.80	6.50	9.00	12.00	17.00									
			24 MHz	4.10	4.35	5.1	5.95	7.6	4.50	5.20	7.80	11.00	16.00									
			16 MHz	2.80	3.1	3.8	4.7	6.3	3.20	3.90	6.50	8.90	14.00									

Table 21. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) (continued)

		Condition	า				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	455	725	1350	2250	3800	720	1500	3700	6000	11000	
		SYSCLK source is	HSE	1 MHz	280	545	1200	2100	3600	570	1300	3500	5800	11000	
		in bypass mode all peripherals disa	ble	250 KHz	160	435	1100	2000	3500	410	1100	3400	5700	10000	
IDD (LPRun)	Supply current			62.5 KHz	130	405	1050	1950	3500	390	1000	3400	5600	11000	
(LPKuli)	in Low-power run mode			2 MHz	920	1200	1850	2750	4250	1300	2000	4200	6600	11000	μA
		SYSCLK source is	HSI16	1 MHz	780	1100	1700	2650	4150	1200	1900	4100	6500	11000	
		all peripherals disa	ble	250 KHz	725	980	1600	2500	4050	1100	1800	4100	6400	11000	
				62.5 KHz	720	955	1600	2500	4000	1100	1700	4000	6300	11000	





Table 22. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF)

		Condi	tions				TYP					MAX ⁽¹⁾											
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit								
				26 MHz	3.70	3.9	4.45	5.15	6.45	4.10	4.60	6.50	8.50	13.00									
				16 MHz	2.35	2.55	3.1	3.85	5.15	2.70	3.20	5.20	7.10	11.00									
				8 MHz	1.25	1.5	2.05	2.8	4.15	1.60	2.10	4.10	6.00	9.90									
			Range 2	4 MHz	0.75	0.97	1.5	2.3	3.6	0.94	1.60	3.50	5.40	9.30									
	1)1)	up to 48MHz		2 MHz	0.47	0.7	1.25	2.05	3.35	0.65	1.30	3.20	5.10	9.00									
				1 MHz	0.34	0.56	1.1	1.9	3.2	0.51	1.10	3.00	5.00	8.90									
			up to 48MHz included,		100 KHz	0.22	0.44	0.975	1.8	3.1	0.38	0.95	2.90	4.80	8.70								
IDD		up to 48MHz included, F bypass mode E		Range 1 Boost mode	170 MHz	29.50	30	31	32	34.5	30.00	31.00	34.00	36.00	42.00								
(Run)	current in Run mode	PLL ON above 48		150 MHz	24.50	24.5	25.5	26.5	28.5	25.00	26.00	28.00	30.00	35.00	mA								
		MHz all		120 MHz	19.50	20	20.5	22	23.5	20.00	21.00	23.00	26.00	31.00									
		peripherals disable	peripherals	peripherals	peripherals	peripherals	peripherals	peripherals	peripherals	peripherals		80 MHz	13.00	13.5	14.5	15.5	17	14.00	14.00	17.00	19.00	24.00	
						72 MHz	12.00	12.5	13	14	15.5	13.00	13.00	16.00	18.00	23.00							
		Range 1	64 MHz	10.50	11	11.5	13	14.5	11.00	12.00	14.00	17.00	22.00										
			48 MHz	7.95	8.3	9	10	11.5	8.50	9.10	12.00	15.00	20.00										
			32 MHz	5.40	5.7	6.45	7.25	8.9	5.80	6.50	9.10	12.00	17.00										
				24 MHz	4.10	4.4	5.1	6	7.65	4.50	5.30	7.80	11.00	16.00									
				16 MHz	2.85	3.15	3.8	4.75	6.35	3.20	4.00	6.50	8.90	14.00									

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART enable (Cache ON Prefetch OFF) (continued)

		Condi	itions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	450	725	1350	2250	3800	725	1500	3700	6000	11000	
		SYSCLK sourd in bypass mod		1 MHz	270	575	1200	2150	3650	575	1300	3500	5800	11000	
	Cumply	all peripherals		250 KHz	185	460	1050	2000	3550	460	1100	3400	5700	11000	
IDD	Supply current in			62.5 KHz	130	430	1050	2000	3500	430	1100	3400	5600	11000	uA
(LPRun)	Low-power run mode			2 MHz	970	1200	1850	2750	4300	1200	2000	4200	6600	12000	μΑ
	SYSCLK source is HSI16	ce is HSI16	1 MHz	800	1100	1700	2650	4150	1100	1900	4100	6500	11000		
		all peripherals	disable	250 KHz	680	990	1600	2550	4050	990	1800	4100	6400	11000	
				62.5 KHz	695	965	1600	2500	4050	965	1700	4000	6400	11000	

^{1.} Guaranteed by characterization results, unless otherwise specified.





Table 23. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART disable

		Conditio	n				Тур					Max									
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit						
				26 MHz	3.65	3.85	4.4	5.25	6.8	4.00	4.60	6.50	8.40	13.00							
				16 MHz	2.75	2.95	3.5	4.35	5.9	3.10	3.70	5.50	7.50	12.00							
				8 MHz	1.50	1.65	2.2	3.05	4.55	1.70	2.40	4.20	6.10	10.00							
			Range 2	4 MHz	0.84	1	1.55	2.35	3.9	1.10	1.70	3.60	5.50	9.30							
				2 MHz	0.51	0.68	1.2	2.05	3.55	0.70	1.40	3.20	5.10	9.00							
				1 MHz	0.34	0.51	1.05	1.85	3.35	0.53	1.20	3.10	4.90	8.80							
			to 48 MHz included, bypass mode PLL ON above 48 MHz all peripherals		100 KHz	0.20	0.36	0.895	1.7	3.2	0.38	0.99	2.90	4.80	8.70						
IDD (Run)				Range 1 Boost mode	170 MHz	20.00	20.5	21.5	22.5	24.5	21.00	22.00	25.00	27.00	47.00	mA					
	in Run mode				150 MHz	18.00	18.5	19	20	22	19.00	16.00	19.00	21.00	26.00						
												120 MHz	16.50	16.5	17.5	18.5	20.5	18.00	18.00	21.00	23.00
				80 MHz	13.00	13	14	15	17	14.00	15.00	17.00	19.00	24.00							
						72 MHz	11.50	12	12.5	13.5	15.5	13.00	13.00	16.00	18.00	23.00					
					64 MHz	10.50	10.5	11.5	12.5	14.5	11.00	12.00	14.00	17.00	22.00						
				48 MHz	7.95	8.25	9	10	12	8.30	8.90	12.00	14.00	19.00							
			32 MHz	6.50	6.75	7.5	8.55	10.5	8.10	8.70	11.00	13.00	19.00								
			24 MHz	4.95	5.2	5.9	6.95	8.8	5.10	6.00	8.50	11.00	16.00								
				16 MHz	3.40	3.65	4.3	5.35	7.15	3.70	4.50	7.00	9.40	15.00							

Table 23. Current consumption in Run and Low-power run modes, code with data processing running from Flash in single bank, ART disable (continued)

		Conditio	on				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	505	700	1300	2250	3950	780	1500	3800	6000	11000	
		SYSCLK source is in bypass mode	s HSE	1 MHz	295	500	1100	2050	3750	540	1300	3600	5900	11000	
		all peripherals disa	able	250 KHz	145	350	970	1900	3600	410	1100	3400	5700	11000	
IDD (LPRun)	Supply current in Low-power			62.5 KHz	110	310	935	1850	3550	380	1100	3400	5700	11000	
(LPKuli)	run mode			2 MHz	940	1150	1800	2700	4400	1300	2100	4400	6600	11000	μA
		SYSCLK source is	s HSI16	1 MHz	830	1000	1600	2550	4250	1200	1900	4300	6500	11000	
		all peripherals disa	able	250 KHz	700	890	1500	2400	4100	1000	1800	4100	6400	11000	
				62.5 KHz	645	855	1450	2400	4100	1100	1800	4100	6400	11000	



Table 24. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART disable

		Condit	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.35	3.5	4.1	4.95	6.45	3.70	4.20	6.20	8.10	12.00	
				16 MHz	2.65	2.8	3.4	4.2	5.75	3.00	3.50	5.40	7.40	12.00	
				8 MHz	1.40	1.6	2.15	2.95	4.45	1.70	2.30	4.20	6.10	10.00	
			Range 2	4 MHz	0.81	0.975	1.5	2.35	3.85	1.10	1.60	3.60	5.50	9.30	
				2 MHz	0.49	0.655	1.2	2	3.5	0.69	1.30	3.20	5.10	9.00	
				1 MHz	0.34	0.495	1.05	1.85	3.35	0.53	1.10	3.10	5.00	8.80	
		f _{HCLK} = f _{HSE}		100 KHz	0.19	0.355	0.895	1.7	3.2	0.38	0.95	2.90	4.80	8.70	
IDD	Supply current in	up to 48MHz included, bypass mode PLL ON	Range 1 Boost mode	170 MHz	18.00	18	19	20	22	19.00	20.00	22.00	25.00	45.00	mA
(Run)	Run mode	above 48		150 MHz	16.00	16.5	17	18	20	17.00	18.00	20.00	22.00	27.00	""
		MHz all peripherals		120 MHz	14.50	15	15.5	16.5	18.5	16.00	16.00	18.00	21.00	26.00	
		disable		80 MHz	12.00	12	13	14	15.5	13.00	13.00	16.00	18.00	23.00	
				72 MHz	10.50	11	11.5	12.5	14.5	12.00	12.00	15.00	17.00	22.00	
			Range 1	64 MHz	9.45	9.7	10.5	11.5	13.5	9.90	11.00	13.00	16.00	21.00	
				48 MHz	7.25	7.55	8.25	9.3	11	7.50	8.20	11.00	14.00	18.00	
				32 MHz	6.15	6.4	7.1	8.15	10	6.60	7.30	9.80	13.00	18.00	
				24 MHz	4.70	4.95	5.65	6.65	8.5	5.10	5.80	8.30	11.00	16.00	
				16 MHz	3.20	3.45	4.15	5.15	6.95	3.60	4.40	6.80	9.30	15.00	

Table 24. Current consumption in Run and Low-power run modes, code with data processing running from Flash in dual bank, ART disable (continued)

		Condi	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	480	665	1300	2200	3900	710	1400	3800	6000	11000	
		SYSCLK source		1 MHz	270	485	1100	2050	3750	540	1200	3600	5900	11000	
	Commb	in bypass mod all peripherals		250 KHz	145	340	965	1900	3600	410	1100	3400	5700	11000	
IDD	Supply current in			62.5 KHz	120	310	930	1850	3550	380	1100	3400	5700	11000	
(LPRun)	Low-power run mode			2 MHz	990	1150	1750	2700	4350	1300	2000	4400	6600	11000	μA
	Tull illoue	SYSCLK source	ce is HSI16	1 MHz	830	995	1600	2550	4200	1200	1900	4300	6500	11000	
		all peripherals	disable	250 KHz	720	880	1500	2400	4100	1100	1700	4100	6400	11000	
				62.5 KHz	660	845	1450	2400	4050	1100	1700	4100	6400	11000	

^{1.} Guaranteed by characterization results, unless otherwise specified.





Table 25. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Condi	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	3.35	3.55	4.1	4.95	6.45	3.70	4.30	6.20	8.10	12.00	
				16 MHz	2.15	2.35	2.9	3.7	5.25	2.50	3.00	4.90	6.90	11.00	
				8 MHz	1.15	1.35	1.9	2.7	4.2	1.40	2.00	3.90	5.90	9.70	
			Range 2	4 MHz	0.69	0.855	1.4	2.2	3.7	0.89	1.50	3.40	5.30	9.20	
				2 MHz	0.43	0.595	1.15	1.95	3.45	0.63	1.20	3.10	5.10	8.90	
				1 MHz	0.30	0.47	1	1.8	3.3	0.50	1.10	3.00	4.90	8.80	
		f _{HCLK} = f _{HSE}		100 KHz	0.19	0.355	0.89	1.7	3.2	0.38	0.94	2.90	4.80	8.70	
	Supply	up to 48MHz included, bypass mode	Range 1 Boost mode	170 MHz	26.00	26.5	27.5	28.5	30.5	28.00	28.00	30.00	33.00	38.00 (2)	
IDD(Run)	current in Run mode	PLL ON above 48 MHz all		150 MHz	21.50	22	22.5	23.5	25.5	23.00	23.00	25.00	28.00	33.00 (2)	mA
		peripherals		120 MHz	17.50	17.5	18.5	19.5	21.5	19.00	19.00	21.00	24.00	28.00	
		disable		80 MHz	11.50	12	12.5	13.5	15.5	13.00	13.00	16.00	18.00	23.00	
				72 MHz	10.50	11	11.5	12.5	14.5	12.00	12.00	14.00	17.00	22.00	
			Range 1	64 MHz	9.45	9.7	10.5	11.5	13.5	9.90	11.00	13.00	16.00	21.00	
				48 MHz	7.25	7.5	8.2	9.25	11	7.60	8.20	11.00	14.00	18.00	
				32 MHz	4.90	5.15	5.85	6.9	8.7	5.40	6.10	8.60	11.00	16.00	
				24 MHz	3.75	4	4.7	5.7	7.5	4.20	4.90	7.40	9.80	15.00	
				16 MHz	2.60	2.85	3.5	4.5	6.3	3.00	3.70	6.20	8.60	14.00	

Table 25. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 (continued)

		Condit	tions				TYP					MAX ⁽¹⁾			
Symbol	Parameter	-	Voltage scaling	fHCLK	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				2 MHz	365	570	1200	2150	3850	640	1400	3700	6000	11000	
		SYSCLK source		1 MHz	240	425	1050	2000	3650	500	1200	3500	5800	11000	
	Cumply	in bypass mod all peripherals		250 KHz	135	315	945	1850	3550	390	1100	3400	5700	11000	
IDD	Supply current in			62.5 KHz	105	285	915	1850	3550	350	990	3300	5600	11000	uА
(LPRun)	Low-power run mode			2 MHz	835	1050	1650	2600	4300	1300	1900	4300	6600	11000	μΑ
	Turrinode	SYSCLK source	ce is HSI16	1 MHz	775	940	1550	2500	4150	1200	1800	4200	6400	11000	
		all peripherals	disable	250 KHz	640	860	1450	2400	4100	1100	1700	4100	6400	11000	
				62.5 KHz	640	830	1450	2350	4050	1100	1700	4100	6300	11000	

^{1.} Guaranteed by characterization results, unless otherwise specified.



^{2.} Guaranteed by test in production.



Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF)

Symbol	Parameter	Condi	tions	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit
		-	Voltage scaling		25°C	25°C		25°C	25°C	
				Reduced code ⁽¹⁾	3.65	3.7		140	142	
			Range2	Coremark	3.65	3.7		140	142	
			f _{HCLK} =26MHz	Dhrystone2.1	3.65	3.7	mA	140	142	µA/MHz
				Fibonacci	4.55	4.2		175	162	
				While(1)	2.90	3		112	115	
		f _{HCLK} =f _{HSE} up to 48 MHZ		Reduced code ⁽¹⁾	24.5	24.5		163	163	
IDD	Supply	included, bypass	Range 1	Coremark	24	24		160	160	
(Run)	current in Run mode	mode PLL ON above 48 MHz all	f _{HCLK} = 150 MHz	Dhrystone2.1	24.5	24.5	mA	163	163	µA/MHz
		peripherals disable		Fibonacci	22.5	28		150	187	
		disable		While(1)	19.5	20		130	133	
				Reduced code ⁽¹⁾	29.5	29.5		174	174	
			Range 1	Coremark	29	29		171	171	
			Boost mode f _{HCLK} = 170 MHz	Dhrystone2.1	29.5	29.5	mA	174	174	µA/MHz
			TIOLIX	Fibonacci	38	35		224	206	
				While(1)	23.5	24		138	141	

Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF) (continued)

Symbol	Parameter	Condi	tions	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit
		-	Voltage scaling		25°C	25°C		25°C	25°C	
				Reduced code ⁽¹⁾	920	970		460	485	
loo	Supply current in	SYSCLK source is	HSI16	Coremark	905	985		453	493	
(LPRun)	Low-power	f _{HCLK} = 2 MHz all peripherals disa	ble	Dhrystone2.1	915	915	μA	458	458	µA/MHz
	run			Fibonacci	1,050	950		525	475	
				While(1)	930	875		465	438	

^{1.} Reduced code used for characterization results provided in *Table 21*, *Table 23*, *Table 25*.



Table 27. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable

Symbol	Parameter	Cond	ditions	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit
		-	Voltage scaling		25°C	25°C		25°C	25°C	
				Reduced code ⁽¹⁾	3.55	3.25		137	125	
				Coremark	3.45	3.2		133	123	
			Range 2 f _{HCLK} = 26 MHz	Dhrystone2.1	3.55	3.25	mA	137	125	µA/MHz
			HOLK	Fibonacci	3.40	3		131	115	
				While(1)	2.90	2.95		112	113	
		f _{HCLK} = f _{HSE} up		Reduced code ⁽¹⁾	18.50	16.00		123	107	
	Supply	to 48 MHZ included,		Coremark	17.50	15.50		117	103	
I _{DD} (Run)	current in	bypass mode PLL ON above	Range 1 f _{HCLK} = 150 MHz	Dhrystone2.1	18.50	16.00	mA	123	107	µA/MHz
	Run mode	48 MHz all peripherals	HOLK	Fibonacci	16.50	14.50		110	97	
		disable		While(1)	19.50	19.50		130	130	
				Reduced code ⁽¹⁾	20.50	18.00		121	106	
			Range 1	Coremark	20.00	17.50		118	103	
			Boost mode	Dhrystone2.1	20.50	18.00	mA	121	106	µA/MHz
			f _{HCLK} = 170 MHz	Fibonacci	18.50	16.50		109	97	
				While(1)	23.50	24.00		138	141	

Electrical characteristics

Table 27. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable (continued)

Symbol F	Parameter	Conc	ditions	Code	TYP Single Bank Mode	TYP Dual Bank Mode	Unit	TYP Single Bank Mode	TYP Dual Bank Mode	Unit
		-	Voltage scaling		25°C	25°C		25°C	25°C	
	Supply			Reduced code ⁽¹⁾	970	1,000		485	500	
		SYSCLK source	is HSI16	Coremark	985	1,000		493	500	
I _{DD} (LPRun)	current in Low-power	f _{HCLK} = 2 MHz		Dhrystone2.1	985	955	μΑ	493	478	μΑ/MHz
	run	all peripherals di	Sable	Fibonacci	1,050	990		525	495	
				While(1)	920	875		460	438	

^{1.} Reduced code used for characterization results provided in the first tables.



Table 28. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

		Conditions			TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25°C	Unit	25°C	Unit
				Reduced code ⁽¹⁾	3.25		125	
			Range2	Coremark	3.35		129	
			f _{HCLK} =26 M	Dhrystone2.1	3.30	mA	127	μA/MHz
			Hz	Fibonacci	3.30		127	
				While(1)	3.40		131	
				Reduced code ⁽¹⁾	21.50		143	
		f _{HCLK} = f _{HSE} up to 48 MHZ	Range 1	Coremark	22.50		150	
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	f _{HCLK} = 150	Dhrystone2.1	21.50	mA	143	μA/MHz
		peripherals disable	MHz	Fibonacci	22.50		150	
				While(1)	20.00		133	
				Reduced code ⁽¹⁾	26.00		153	
			Range 1	Coremark	27.00		159	
			Boost mode f _{HCLK} =	Dhrystone2.1	26.00	mA	153	μA/MHz
			170 MHz	Fibonacci	27.50		162	
				While(1)	24.50		144	
				Reduced code ⁽¹⁾	955		478	
IDD				Coremark	890		445	
IDD (LPRun)	Supply current in Low-power run	f _{HCLK} = f _{HSE} = 2 MHz all peripherals disable		Dhrystone2.1	915	μΑ	458	μA/MHz
,		. '		Fibonacci	880		440	
				While(1)	905		453	

^{1.} Reduced code used for characterization results provided in *Table 21*, *Table 23*, *Table 25*.

Electrical characteristics

Table 29. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM2

		Conditions			TYP		TYP	
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	Single bank mode	Unit	Single bank mode	Unit
				Reduced code ⁽¹⁾	2.65		102	
			Range2	Coremark	2.80		108	
			f _{HCLK} =26 M	Dhrystone2.1	2.65	mA	102	μΑ/MHz
			Hz	Fibonacci	2.60		100	
				While(1)	2.45		94	
				Reduced code ⁽¹⁾	17.50		117	
	0	f _{HCLK} = f _{HSE} up to 48 MHZ	Range 1	Coremark	18.00		120	
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	f _{HCLK} = 150	Dhrystone2.1	17.50	mA	117	µA/MHz
		peripherals disable	MHz	Fibonacci	17.00		113	
				While(1)	16		107	
				Reduced code ⁽¹⁾	21.00		124	
			Range 1	Coremark	22.00		129	
			Boost mode f _{HCLK} =	Dhrystone2.1	21.00	mA	124	µA/MHz
			170 MHz	Fibonacci	20.50		121	
				While(1)	19.50		115	
			•	Reduced code ⁽¹⁾	890		445	
IDD	0	SYSCLK source is HSI16		Coremark	830		415	
טטו (LPRun)	Supply current in Low-power run	F _{HCLK} = 2MHz		Dhrystone2.1	825	μΑ	413	µA/MHz
(= ,	,	all peripherals disable		Fibonacci	830		415	
				While(1)	815		408	

^{1.} Reduced code used for characterization results provided in *Table 21*, *Table 23*, *Table 25*.





Table 30. Typical current consumption in Run and Low-power run modes, with different codes running from CCMSRAM

		Conditions			TYP		TYP	
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	Single bank mode	Unit	Single bank mode	Unit
				Reduced code ⁽¹⁾	2.75		106	
			Range2	Coremark	2.85		110	
			f _{HCLK} =26 M	Dhrystone2.1	2.75	mA	106	µA/MHz
			Hz	Fibonacci	2.95		113	
				While(1)	2.60		100	
				Reduced code ⁽¹⁾	18.00		120	
		f _{HCLK} = f _{HSE} up to 48 MHZ	Range 1	Coremark	18.50		123	
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	f _{HCLK} = 150	Dhrystone2.1	18.00	mA	120	µA/MHz
		peripherals disable	MHz	Fibonacci	19.00		127	
				While(1)	17.00		113	
				Reduced code ⁽¹⁾	22.00		129	
			Range 1	Coremark	22.50		132	
			Boost mode f _{HCLK} =	Dhrystone2.1	22.00	mA	129	µA/MHz
			170 MHz	Fibonacci	23.50		138	
				While(1)	20.50		121	
			•	Reduced code ⁽¹⁾	900		450	
		SYSCLK source is HSI16		Coremark	850		425	
IDD (LPRun)	Supply current in Low-power run	F _{HCLK} = 2MHz		Dhrystone2.1	870	μΑ	435	µA/MHz
(El 11011)		all peripherals disable		Fibonacci	850		425	
				While(1)	810		405	

1. Reduced code used for characterization results provided in *Table 21*, *Table 23*, *Table 25*.

Table 31. Current consumption in Sleep and Low-power sleep mode Flash ON

		Condition	l				Тур					Max			
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
				26 MHz	0.98	1.1	1.75	2.4	3.75	1.40	2.00	4.00	5.90	9.80	
				16 MHz	0.67	0.835	1.45	2.15	3.5	1.10	1.60	3.60	5.50	9.40	
				8 MHz	0.44	0.605	1.25	2	3.35	0.71	1.30	3.30	5.20	9.00	
			Range 2	4 MHz	0.33	0.5	1.1	1.9	3.25	0.55	1.20	3.10	5.00	8.90	
				2 MHz	0.27	0.445	1.05	1.85	3.2	0.46	1.10	3.00	4.90	8.80	
				1 MHz	0.24	0.415	1.05	1.8	3.15	0.41	0.97	2.90	4.80	8.70	
				100 KHz	0.21	0.385	0.995	1.8	3.1	0.37	0.93	2.90	4.80	8.70	
IDD (Sleep)	Supply current	f _{HCLK} = f _{HSE} up to 48 MHz included, bypass	Range 1 Boost mode	170 MHz	6.60	6.95	7.8	8.9	10.5	8.60	8.80	11.00	14.00	19.00	mA
івв (оксер)	in Sleep mode	mode PLL ON above 48 MHz all		150 MHz	5.50	5.8	6.55	7.55	9.25	6.80	7.30	9.00	12.00	17.00	
		peripherals disable		120 MHz	4.50	4.75	5.5	6.55	8.2	5.80	6.20	8.00	11.00	16.00	
				80 MHz	3.15	3.45	4.2	5.15	6.8	4.50	4.20	6.70	9.10	14.00	
				72 MHz	2.85	3.15	3.9	4.9	6.55	3.90	3.90	6.40	8.80	14.00	
			Range 1	64 MHz	2.60	2.9	3.65	4.6	6.3	3.60	3.60	6.10	8.60	14.00	
				48 MHz	1.90	2.2	3	3.65	5.3	3.00	3.10	5.60	8.00	13.00	
				32 MHz	1.40	1.65	2.4	3.2	4.85	1.90	2.70	5.20	7.60	13.00	
				24 MHz	1.10	1.35	2.1	3	4.65	1.60	2.40	4.90	7.30	13.00	
				16 MHz	0.83	1.1	1.85	2.75	4.35	1.30	2.10	4.60	7.00	12.00	



Table 31. Current consumption in Sleep and Low-power sleep mode Flash ON (continued)

Symbol	Parameter	Condition			Тур					Max					
		-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
IDD (LPRun)	Supply current in Low-power run mode	SYSCLK source is HSE in bypass mode all peripherals disable		2 MHz	205	430	1150	2050	3600	1700	2700	3500	5700	11000	- μA -
				1 MHz	165	400	1100	2000	3550	940	2200	3400	5700	11000	
				250 KHz	145	370	1100	2000	3550	370	1100	3400	5700	11000	
				62.5 KHz	140	365	1050	2000	3550	360	1100	3400	5600	11000	
				2 MHz	700	925	1650	2550	4100	1100	1900	4300	6300	11000	
		SYSCLK source is HSI16 all peripherals disable	1 MHz	710	925	1600	2550	4100	1100	1800	4300	6300	11000		
			250 KHz	670	910	1600	2500	4050	1100	1800	4200	6300	11000	μΑ	
				62.5 KHz	685	910	1600	2500	4050	1100	1800	4000	6300	11000	

Table 32. Current consumption in low-power sleep modes, Flash in power-down

Symbol	Parameter	Condition			Typ Max										
		-	Voltage scaling	f _{HCLK}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
IDD (LPSleep)	Supply current in low-power sleep mode	SYSCLK source is HSE		2 MHz	210	385	1150	2050	3550	460	1200	3500	5700	11000	- μΑ
				1 MHz	150	360	1100	2000	3550	410	1100	3400	5600	11000	
		in bypass mode all peripherals disable	250 KHz	120	330	1050	2000	3500	370	1100	3400	5600	11000		
				62.5 KHz	110	330	1050	1950	3500	360	1100	3300	5600	10000	
				2 MHz	675	900	1600	2500	4050	1100	1800	4200	6400	11000	
		SYSCLK source is HSI16 all peripherals disable	1 MHz	695	890	1600	2500	4050	1100	1800	4100	6300	11000		
			250 KHz	640	885	1600	2500	4050	1100	1800	4100	6300	11000		
				62.5 KHz	690	880	1600	2500	4050	990	1600	3500	5400	9300	

Electrical characteristics

Table 33. Current consumption in Stop 1 mode

Symbol	Parameter	Conditions				TYP	i iii Otop				MAX ⁽¹⁾			Unit
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
	Supply current		1.8 V	80	250	830	1550	2850	230	770	2400	4600	6000	
IDD	in Stop 1	RTC disabled	2.4 V	80	250	835	1600	2850	230	780	2400	4600	8400	
(Stop 1)	mode, RTC disabled	TTT G Glodblod	3.0 V	80.5	255	840	1600	2900	230	780	2400	4600	8400	
	disabled		3.6 V	81.5	255	845	1600	2900	240	780	2400	4600	8400	
			1.8 V	80.5	255	830	1550	2850	230	770	2400	4600	11000	
			2.4 V	81	255	835	1600	2850	230	770	2400	4600	11000	
		RTC clocked by LSI	3.0 V	81.5	255	835	1600	2850	230	780	2400	4600	11000	
			3.6 V	82	255	845	1600	2900	240	780	2400	4600	11000 (2)	μA
IDD	Supply current		1.8 V	80	255	830	1550	2850	-	-	-	-	-	
(Stop 1 with	in Stop 1 mode, RTC	RTC clocked by LSE	2.4 V	80.5	255	830	1600	2850	-	-	-	-	-	
RTC)	enabled	bypassed at 32768 Hz	3.0 V	81.5	255	835	1600	2900	-	-	-	1	-	
			3.6 V	83	260	845	1600	2900	-	-	-	-	-	
			1.8 V	83.5	220	655	1300	-	-	-	-	-	-	
		RTC clocked by LSE quartz in low drive mode	2.4 V	84	220	660	1300	-	-	-	-	-	-	
		at 32768 Hz	3.0 V	84.5	220	660	1300	1	-	-	-	1	-	
			3.6 V	87	220	660	1300	1	-	-	-	-	-	
IDD	Supply current	Wakeup clock is HSI6, voltage Range 1	3.0 V	1.73	-	ı	-	-	-	-	-	-	-	
(wakeu p from Stop 1	during wakeup from Stop 1 mode	Wakeup clock is HSI6 = 4 MHz, (HPRE = 4), voltage Range 2	3.0 V	1.29	-	-	-	-	-	-	-	-	-	mA

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Guaranteed by test in production





Table 34. Current consumption in Stop 0 mode

Symbol	Parameter	Condit	ions			TYP					MAX ⁽¹⁾			Unit
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Onit
			1.8 V	190	380	980	1750	3100	350	920	2700	5000	12000	
	Supply current		2.4 V	190	380	985	1750	3100	350	930	2700	5100	12000	
IDD(Stop 0)	in Stop 0 mode, RTC disabled	-	3 V	190	380	985	1750	3100	350	940	2700	5100	12000	μΑ
	TO disabled		3.6 V	190	380	985	1750	3100	360	940	2700	5200	12000 (2)	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Guaranteed by test in production.

Table 35. Current consumption in Standby mode

Symbol	Parameter	Conditio	ns			TYP					MAX	(1)		Unit
Symbol	Farameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
			1.8 V	100	275	1350	3450	8450	270	1800	4700	8800	24000	
		No	2.4 V	110	325	1600	4100	10000	290	2100	5200	11000	28000	
		independent watchdog	3 V	130	385	1900	4850	12000	350	2300	6200	12000	32000	
IDD (Standby)	Supply current in Standby mode (backup registers retained),	watendeg	3.6 V	180	530	2400	6050	14500	670	2400	7200	14000	38000 (2)	nA
(Standby)	RTC disabled		1.8 V	300	-	-	-	-	-	-	-	-	-	
		With independent	2.4 V	365	-	-	-	-	-	-	-	-	-	
		watchdog	3 V	435	-	-	-		-	-	-	ı	ı	
			3.6 V	545	_	-	-	-	-	-	_	•	•	

Electrical characteristics

Table 35. Current consumption in Standby mode (continued)

Comphal	Downerton	Conditio	ns			TYP					MAX	(1)		Unit
Symbol	Parameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
		DTO I I	1.8 V	540	725	1800	3850	8850	770	1900	4900	9300	25000	
		RTC clocked by LSI, no	2.4 V	700	920	2150	4650	10500	960	3900	5800	11000	29000	
		independent watchdog	3 V	885	1150	2650	5550	12500	1300	4500	7000	13000	33000	
		Wateridag	3.6 V	1100	1450	3350	7000	15500	1600	5100	8200	15000	39000	nA
		DTC alsolved	1.8 V	580	-	ı	-	-	-	ı	-	-	ı	IIA
		RTC clocked by LSI, with	2.4 V	760	-	-	-	-	-	-	-	-	-	
IDD (Standby with	Supply current in Standby	independent watchdog	3 V	960	-	-	-	-	-	-	-	-	-	
	mode (backup registers	Waterland	3.6 V	1200	-	-	-	-	-	-	-	-	-	
RTC)	retained), RTC enabled	DTC alsolved	1.8 V	410	580	1600	3650	8600	-	ı	-	-	ı	
	TYTO CHUBICA	RTC clocked by LSE	2.4 V	545	750	1950	4450	10500	-	i	-	-	ı	
		bypassed at 32768 Hz	3 V	830	1150	2750	5800	13000	-	i	-	-	ı	
		027 00 112	3.6 V	2200	3050	5550	9550	18000	-	i	-	-	ı	nA
		RTC clocked	1.8 V	370	570	1350	3150	7100	-	ı	-	-	ı	IIA
		by LSE quartz ⁽³⁾ in	2.4 V	495	715	1650	3800	8350	-	i	-	-	ı	
		low drive	3 V	655	915	2100	4550	9850	-	-	-	-	-	
		mode	3.6 V	875	1350	2800	5750	12000	-	ı	-	-	ı	
			1.8 V	300	825	2950	6300	12550	-	i	-	-	ı	
IDD	Supply current to be added in Standby mode when SRAM2		2.4 V	305	875	2900	6400	12500	-	-	_	-	-	nA
(CDAM2)(4)	is retained	-	3 V	305	865	2950	6150	12500	-	-	-	-	-	11/4
			3.6 V	310	870	3000	6450	13000	-	-	-	-	-	





Table 35. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditio	ns			TYP					MAX	(1)		Unit
	Farameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Ullit
	Supply current during wakeup from Standby mode	Wakeup clock is HSI16 = 16 MHz ⁽⁵⁾	3 V	2.46	-	-	-	-	-	-	-	-	-	mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Guaranteed by test in production
- 3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 4. The supply current in Standby with SRAM2 mode is: IDD_ALL(Standby) + IDD_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IIDD_ALL(Standby + RTC) + IDD_ALL(SRAM2).
- 5. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings.

Table 36. Current consumption in Shutdown mode

Symbol	Daramatar	Conditi	ions			TYP					MAX ⁽¹⁾			linit
Symbol	Parameter	-	VDD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Unit
IDD (Shutdown)	Supply current		1.8 V	19	140	885	2500	6600	160	390	2100	6700	21000	
	in Shutdown mode (backup		2.4 V	28	180	1050	2950	7800	190	510	2400	7900	24000	nΛ
	registers retained) RTC	-	3 V	43	230	1300	3600	9300	220	580	2900	9100	27000	nA
	disabled		3.6 V	87	360	1750	4700	12000	300	750	3500	11000	32000	

Table 36. Current consumption in Shutdown mode (continued)

Symbol	Parameter	Conditi	ons			TYP					MAX ⁽¹⁾			Unit
Symbol	Farameter	-	V DD	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Oilit
		RTC	1.8 V	330	445	1150	2700	6800	-	-	-	-	-	
		clocked by LSE	2.4 V	460	605	1450	3350	8150	1	i	-	-	ı	
	Supply current	bypassed at 32768	3 V	745	1000	2200	4550	10500	1	ı	-	-	ı	
IDD (Shutdown with	in Shutdown mode (backup	Hz	3.6 V	2100	2850	4900	8150	15500	ı	i	-	-	ı	nA
(Shutdown with RTC)	registers retained) RTC	RTC	1.8 V	285	450	1050	2500	-	ı	i	-	-	ı	
	enabled	clocked by LSE	2.4 V	410	585	1300	3050	-	1	ı	-	-	ı	
		quartz ⁽²⁾ in low drive	3 V	565	770	1750	3750	-	ı	i	-	-	ı	
		mode	3.6 V	780	1200	2400	4850	-	ı	i	-	-	ı	
IDD(wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock is HSI16 = 16 MHz ⁽³⁾	3 V	1.6	-	-	-	-	-	-	-	-	-	mA

^{1.} Guaranteed by characterization results, unless otherwise specified.



^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

^{3.} Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 39: Low-power mode wakeup timings.



Table 37. Current consumption in V_{BAT} mode

Symbol	Dovometer	Condition			0111 0011	TYP					MAX ⁽¹⁾			Unit
Symbol	Parameter	-	V _{BAT}	25°C	55°C	85°C	105°C	125°C	25°C	55°C	85°C	105°C	125°C	Ullit
			1.8 V	4	17	92	245	600	-	-	-	-	-	
		RTC	2.4 V	5	20	105	280	690	ı	-	-	-	-	
		disabled	3 V	6	24	125	330	805	ı	-	-	-	-	
			3.6 V	16	54	260	675	1650	-	-	-	-	-	
		RTC	1.8 V	310	315	350	470	-	-	-	-	-	-	
IDD(V _{BAT})	Backup domain	enabled and clocked by	2.4 V	435	440	500	665	-	-	-	-	-	-	nA
IDD(ABAL)	supply current	LSE bypassed at	3 V	720	815	1050	1350	-	-	-	-	-	-	II/A
		32768 Hz	3.6 V	2150	2600	3400	4050	-	-	-	-	-	-	
		RTC	1.8 V	270	345	455	715	835	-	-	-	-	-	
		enabled and clocked by	2.4 V	385	455	650	910	910	-	-	-	-	-	
		LSE	3 V	525	600	910	1150	1000	-	-	-	-	-	
		quartz ⁽²⁾	3.6 V	710	995	1250	1700	1900	1	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

DS12983 Rev 2

^{2.} Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

IO system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 57: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This is done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 39: Low-power mode wakeup timings*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



DS12983 Rev 2

115/238

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 38*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 14: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in *Table 38*. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 38. Peripheral current consumption

Bus	Peripheral	Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit
	Bus Matrix	6.12	5.69	4.70	6.11	
	AHB1 to APB1 bridge	0.26	0.25	0.22	0.03	
-	AHB1 to APB2 bridge	0.39	0.37	0.32	0.03	μΑ/MHz
	FSMC	10.21	9.52	7.87	10.28	
	QUADSPI	3.51	3.27	2.69	3.51	
	CORDIC	1.28	1.19	0.98	0.78	
	CRC	0.74	0.68	0.57	0.63	
	DMA 1	2.83	2.64	2.17	2.75	
AHB1	DMA 2	3.11	2.90	2.39	2.43	μΑ/MHz
Andi	DMAMUX	6.71	6.26	5.17	6.68	μΑ/ΙνίΠΖ
	SRAM1	0.58	0.54	0.44	0.54	
	FLASH	6.46	6.01	4.95	6.15	
	FMAC	4.59	4.29	3.57	3.83	

Table 38. Peripheral current consumption (continued)

Bus	Peripheral	Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit
	ADC1/ADC2	6.24	5.80	4.77	5.88	
	ADC3/ADC4/ADC5	8.21	7.64	6.29	8.14	
	DAC1	4.70	4.38	3.63	4.40	
	DAC2	2.51	2.34	1.93	2.14	
	DAC3	4.62	4.31	3.57	4.15	
	DAC4	4.31	4.01	3.32	3.90	
	GPIOA	0.09	0.08	0.07	0.14	
AHB2	GPIOB	0.10	0.09	0.07	0.03	0 /0.41-1-
ANDZ	GPIOC	0.10	0.09	0.08	0.03	µA/MHz
	GPIOD	0.06	0.06	0.03	0.05	
	GPIOE	0.23	0.22	0.18	0.10	
	GPIOF	0.07	0.07	0.05	0.02	
	GPIOG	0.25	0.24	0.20	0.24	
	SRAM2	0.39	0.37	0.29	0.28	
	CCM SRAM	0.29	0.27	0.23	0.22	
	RNG	2.09	1.95	NA	NA	

Table 38. Peripheral current consumption (continued)

Bus	Peripheral	Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit
	ADC1/ADC2	6.24	5.80	4.77	5.88	
	ADC3/ADC4/ADC5	8.21	7.64	6.29	8.14	
	DAC1	4.70	4.38	3.63	4.40	
	DAC2	2.51	2.34	1.93	2.14	
	DAC3	4.62	4.31	3.57	4.15	
	DAC4	4.31	4.01	3.32	3.90	
	GPIOA	0.09	0.08	0.07	0.14	
	GPIOB	0.10	0.09	0.07	0.03	
AHB2	GPIOC	0.10	0.09	0.08	0.03	μΑ/MHz
	GPIOD	0.06	0.06	0.03	0.05	
	GPIOE	0.23	0.22	0.18	0.10	
	GPIOF	0.07	0.07	0.05	0.02	
	GPIOG	0.25	0.24	0.20	0.24	
	SRAM2	0.39	0.37	0.29	0.28	
	CCM SRAM	0.29	0.27	0.23	0.22	
	RNG	2.09	1.95	NA	NA	
	AES	2.84	2.64	2.19	2.43	

Table 38. Peripheral current consumption (continued)

Bus	Peripheral	Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit
	CRS	0.74	0.68	0.57	0.51	
	FDCAN1/FDCAN2/FDCAN3	22.20	20.68	17.10	21.15	
	I2C1	1.29	1.20	0.99	1.28	
	I2C2	1.29	1.20	0.99	1.28	
	12C3	1.25	1.17	0.96	1.56	
	I2C4	1.25	1.16	0.96	1.97	
	LPTIM1	1.11	1.03	0.85	1.42	
	LPUART1	1.91	1.78	1.47	2.03	
	PWR	0.71	0.65	0.53	0.53	
	RTC	2.64	2.46	2.07	3.26	
	SPI2/I2S2	4.05	3.77	3.11	4.16	
	SPI3/I2S3	4.08	3.81	3.13	4.49	
APB1	TIM2	7.97	7.42	6.16	8.29	μΑ/MHz
	TIM3	6.37	5.93	4.92	6.81	
	TIM4	6.43	5.98	4.97	6.50	
	TIM5	8.28	7.71	6.38	8.11	
	TIM6	1.22	1.13	0.94	1.45	
	TIM7	1.28	1.18	0.98	1.56	
	UART4	2.51	2.33	1.92	3.14	
	UART5	2.79	2.60	2.14	3.34	
	USART2	2.75	2.56	2.12	3.11	
	USART3	2.71	2.52	2.08	2.47	
	USB	0.46	0.43	NA	NA	
	UCPD	2.46	2.28	1.89	NA	
	WWDG	0.42	0.39	0.31	0.42	

Table 38. Peripheral current consumption (continued)

Bus	Peripheral	Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit
	HRTIM	69.98	65.11	53.68	60.95	
	SAI1	2.67	2.48	2.05	2.64	
	SPI1	1.99	1.86	1.54	2.02	
	SPI4	1.99	1.86	1.54	2.02	
	TIM1	10.85	10.13	8.40	9.93	
APB2	TIM8	10.67	9.96	8.25	9.82	μΑ/MHz
AFDZ	TIM15	4.81	4.48	3.71	4.57	μΑ/ΙνίπΖ
	TIM16	3.71	3.45	2.88	3.45	
	TIM17	3.66	3.41	2.83	3.81	
	TIM20	10.71	9.99	8.29	10.00	
	USART1	2.49	2.31	1.91	2.49	
	SYSCFG/COMP/OPAMP/VREFBUF	1.63	1.52	1.25	0.91	

Table 38. Peripheral current consumption (continued)

Bus	Peripheral		Range 1 Boost mode	Range 1 Normal mode	Range 2	Low-power run and sleep	Unit	
	ADC1/ ADC2	independent clock domain	0.72	0.67	0.53	0.63		
	ADC3/ ADC4/ ADC5	independent clock domain	0.67	0.62	0.50	0.22		
	FDCAN1/ FDCAN2/ FDCAN3	independent clock domain	11.62	10.84	8.95	10.24		
	I2C1	independent clock domain	4.03	3.76	3.12	4.15		
	I2C2	independent clock domain	3.78	3.52	2.93	3.23		
	I2C3	independent clock domain	2.72	2.55	2.11	2.65		
	I2C4	independent clock domain	3.95	3.67	3.04	2.81		
	12S2	independent clock domain	1.49	1.40	1.15	1.63		
Independent clock domain	12S3	independent clock domain	1.52	1.43	1.16	2.15	μΑ/MHz	
	LPTIM1	independent clock domain	4.00	3.71	3.08	3.57		
	LPUART1	independent clock domain	4.43	4.13	3.45	4.02		
	QUADSPI	independent clock domain	0.54	0.51	0.44	0.75		
	RNG	independent clock domain	0.83	0.87	NA	NA		
	USB	independent clock domain	1.10	1.17	NA	NA		
	SAI1	independent clock domain	3.36	3.14	2.58	3.25		
	UART4	independent clock domain	6.60	6.17	5.14	6.02		
	UART5	independent clock domain	6.60	6.16	5.12	6.12		
	USART1	independent clock domain	7.62	7.12	5.89	6.90		
	USART2	independent clock domain	7.37	6.86	5.70	6.72		
	USART3	independent clock domain	7.98	7.44	6.17	8.21		
All	-		369.00	316.04	266.18	325.00	µA/MHz	

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 39* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 39. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions			Max	Unit
t _{WUSLEEP}	Wakeup time from Sleep mode to Run mode		-	11	12	Nb of
t _{WULPSLEEP}	Wakeup time from Low- power sleep mode to Low- power run mode		-	10	11	CPU cycles
	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	5.8	6	
t	mode to Run mode in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	18.4	19.1	
t _{WUSTOP0}	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	2.8	3	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.9	3	
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	9.5	9.8	
	mode to Run in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	z 21.9 22.7		
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	6.6	6.9	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	6.4	6.6	
t _{WUSTOP1}	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power	Wakeup clock HSI16 = 16 MHz,	26.1	27.1	μs
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	with HPRE = 8	14.4	15	
t _{WUSTBY}	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.8	
t _{WUSTBY} SRAM2	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.5	
twushdn	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	267.9	274.6	
twulprun	Wakeup time from Low- power run mode to Run mode ⁽²⁾	Wakeup clock with HPRE = 8	HSI16 = 16 MHz	5	7	

^{1.} Guaranteed by characterization results.

^{2.} Time until REGLPF flag is cleared in PWR_SR2.

Symbol	Parameter	Conditions	Тур	Max	Unit
	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽²⁾	Wakeup clock HSI16 = 16 MHz with HPRE = 8	20	40	μs

^{1.} Guaranteed by characterization results.

Table 41. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
	Wakeup time needed to calculate the	Stop 0 mode	ı	1.7	
^t WUUSART ^t WULPUART	maximum USART/LPUART baudrate allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode	-	8.5	μs

^{1.} Guaranteed by design.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. However, the recommended clock input waveform is shown in *Figure 18: High-speed external clock source AC timing diagram*.

Table 42. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{HSE_ext}	User external clock	Voltage scaling Range 1	-	8	48	MHz	
	source frequency	Voltage scaling Range 2	1	8	26	IVIMZ	
V _{HSEH}	OSC_IN input pin high level voltage	-	0.7 V _{DD}	-	V_{DD}	V	
V _{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DD}	V	
t _{w(HSEH)}	OSC IN high or low time	Voltage scaling Range 1	7	-	-	nc	
t _{w(HSEL)}	OSC_IN high or low time	Voltage scaling Range 2	18	-	-	ns	

^{1.} Guaranteed by design.



^{2.} Time until VOSF flag is cleared in PWR_SR2.

tw(HSEH) VHSEH 10% VHSEL tf(HSE) tw(HSEL) THSE MS19214V2

Figure 18. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. However, the recommended clock input waveform is shown in Figure 19.

Table 40. Low opeca external ager clock characteristics									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{LSE_ext}	User external clock source frequency	-	-	32.768	1000	kHz			
V _{LSEH}	OSC32_IN input pin high level voltage	-	0.7 V _{DD}	-	V _{DD}	V			
V _{LSEL}	OSC32_IN input pin low level voltage	-	V_{SS}	-	0.3 V _{DD}	V			
t _{w(LSEH)}	OSC32_IN high or low time	-	250	-	-	ns			

Table 43. Low-speed external user clock characteristics⁽¹⁾

^{1.} Guaranteed by design.




Figure 19. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 44*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽²⁾ **Symbol** Min Unit **Parameter** Typ Max 4 8 48 MHz Oscillator frequency fosc in R_{F} 200 Feedback resistor _ kΩ _ During startup⁽³⁾ 5.5 $V_{DD} = 3 V$ $Rm = 30 \Omega$, 0.44 CL = 10 pF@8 MHz $V_{DD} = 3 V$ $Rm = 45 \Omega$ 0.45 CL = 10 pF@8 MHz $V_{DD} = 3 V$ HSE current consumption mΑ IDD(HSE) $Rm = 30 \Omega$ 0.68 CL = 5 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$. 0.94 CL = 10 pF@48 MHz $V_{DD} = 3 V$ $Rm = 30 \Omega$ 1.77 CL = 20 pF@48 MHz Maximum critical crystal G_{m} Startup 1.5 mA/V transconductance t_{SU(HSE)}(4) V_{DD} is stabilized Startup time 2 ms

Table 44. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 20*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .



DS12983 Rev 2 125/238

^{1.} Guaranteed by design.

^{2.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{3.} This consumption level occurs during the first 2/3 of the t_{SU(HSE)} startup time

^{4.} t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note: For info

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 20. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 45*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



Symbol	Parameter	Conditions ⁽²⁾	Min	Тур	Max	Unit	
		LSEDRV[1:0] = 00 Low drive capability	-	250	-		
	LSE current consumption	LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA	
I _{DD(LSE)}	LSE current consumption	LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA	
		LSEDRV[1:0] = 11 High drive capability	-	630	-		
	Maximum critical crystal gm	LSEDRV[1:0] = 00 Low drive capability	-	-	0.5		
Gm		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75		
Gm _{critmax}		LSEDRV[1:0] = 10 Medium high drive capability	-	1	1.7	μA/V	
		LSEDRV[1:0] = 11 High drive capability	-	-	2.7		
t _{SU(LSE)} ⁽³⁾	Startup time	V _{DD} is stabilized	-	2	-	s	

Table 45. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 21. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



^{1.} Guaranteed by design.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

t_{SU/LSE} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

5.3.8 Internal clock source characteristics

The parameters given in *Table 46* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 46. HSI16 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 usor trimming stop	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
	HSI16 user trimming step	Trimming code is a multiple of 64	-4	-6	-8	%
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
A (HCI46)	HSI16 oscillator frequency drift over temperature	T _A = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$		T _A = -40 to 125 °C	-2	-	1.5	%
Δ _{VDD} (HSI16)	HSI16 oscillator frequency drift over V _{DD}	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μΑ

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.



Figure 22. HSI16 frequency versus temperature

High-speed internal 48 MHz (HSI48) RC oscillator


Table 47. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 Frequency	V _{DD} =3.0V, T _A =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	%
DuCy(HSI48)	Duty Cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}		V_{DD} = 1.65 V to 3.6 V, T_{A} = -40 to 125 °C	-	-	±4.5 ⁽³⁾	70
D (H6148)	HSI48 oscillator frequency	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	%
D _{VDD} (HSI48)	drift with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	70
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N _T jitter	Next transition jitter Accumulated jitter on 28 cycles ⁽⁴⁾	-	-	+/-0.15 ⁽²⁾	-	ns
P _T jitter	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁴⁾	-	-	+/-0.25 ⁽²⁾	-	ns

- 1. $V_{DD} = 3 \text{ V}$, $T_A = -40 \text{ to } 125^{\circ}\text{C}$ unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.

Figure 23. HSI48 frequency versus temperature



Low-speed internal (LSI) RC oscillator

Table 48. LSI oscillator characteristics⁽¹⁾

Symbol	Symbol Parameter		Min	Тур	Max	Unit
f _{LSI}	LSI Frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
		V _{DD} = 1.62 to 3.6 V, T _A = -40 to 125 °C	29.5	-	34	KI IZ
t _{SU} (LSI) ⁽²⁾	LSI oscillator start-up time	-	-	80	130	μs

	14510 401 201 000114101 01141 40101101100					
Symbol	Symbol Parameter		Min	Тур	Max	Unit
t _{STAB} (LSI) ⁽²⁾	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI) ⁽²⁾	LSI oscillator power consumption	-	-	110	180	nA

Table 48. LSI oscillator characteristics⁽¹⁾ (continued)

5.3.9 PLL characteristics

The parameters given in *Table 49* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 17: General operating conditions*.

Table 49. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	PLL input clock ⁽²⁾	-	2.66	-	16	MHz	
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%	
		Voltage scaling Range 1 Boost mode	2.0645	-	170		
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 1	2.0645	-	150		
		Voltage scaling Range 2	2.0645	-	26		
		Voltage scaling Range 1 Boost mode	8	-	170		
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 1	8	-	150		
		Voltage scaling Range 2	8	-	26	MHz	
	PLL multiplier output clock R	Voltage scaling Range 1 Boost mode	8	-	170		
f _{PLL_R_OUT}		Voltage scaling Range 1	8	-	150		
		Voltage scaling Range 2	8	-	26		
f	PLL VCO output	Voltage scaling Range 1	96	-	344		
f _{VCO_OUT}	PLL VCO output	Voltage scaling Range 2	96	-	128		
t _{LOCK}	PLL lock time	-	-	15	40	μs	
Jitter	RMS cycle-to-cycle jitter	System clock 150 MHz	-	28.6	-	±n0	
Jillei	RMS period jitter	System clock 150 MHz	-	21.4	-	±ps	
		VCO freq = 96 MHz	-	200	260		
I _{DD} (PLL)	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 192 MHz	-	300	380	μA	
	טט	VCO freq = 344 MHz	-	520	650		

^{1.} Guaranteed by design.

^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values



^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.

5.3.10 Flash memory characteristics

Table 50. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	81.7	83.35	μs
+	One row (32 double	Normal programming	2.61	2.7	
^I prog_row	word) programming time	Fast programming	1.91	1.95	
+	One page (2 Kbytes)	Normal programming	20.91	21.34	ms
t _{prog_page}	g_page programming time	Fast programming	15.29	15.6	
t _{ERASE}	Page (2 Kbytes) erase time	-	22.02	24.47	
+	One bank (256 Kbyte)	Normal programming	2.68	2.73	
t _{prog_bank}	programming time	Fast programming	1.96	2	S
t _{ME}	Mass erase time (one or two banks)	-	22.13	24.6	ms
	Average consumption	Write mode	3.5	-	
	from V _{DD}	Erase mode	3.5	-	mA
I _{DD}	Maximum aurrant (noak)	Write mode	7 (for 6 μs)	-	IIIA
	Maximum current (peak)	Erase mode	7 (for 67 µs)	-	

^{1.} Guaranteed by design.

Table 51. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
		1 kcycle ⁽²⁾ at T _A = 105 °C	15	
	Data retention	1 kcycle ⁽²⁾ at T _A = 125 °C	7	Vooro
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years
		10 kcycles ⁽²⁾ at T _A = 85 °C	15	
		10 kcycles ⁽²⁾ at T _A = 105 °C	10	

^{1.} Guaranteed by characterization results.

^{2.} Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
 a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 52*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class				
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 170 MHz, conforming to IEC 61000-4-2	3B				
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 170 MHz, conforming to IEC 61000-4-4	5A				

Table 52. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] 8 MHz / 170 MHz	Unit
	V	V _{DD} = 3.6 V, T _A = 25 °C, Peak level LQFP128 package	0.1 MHz to 30 MHz	4	
			30 MHz to 130 MHz	0	dBµV
S _{EMI}	Peak level		130 MHz to 1 GHz	16	иБμν
		compliant with IEC 61967-2	1 GHz to 2 GHz	11	
			EMI Level	3.5	-

Table 53. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions		Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001		2	2000	V
	i Electrostatic discharge	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-	LQFP100 and LQFP128	C1	250	
V _{ESD(CDM)}			LQFP80	TBD	TBD	V
		002	Other packages	C2a	500	

Table 54. ESD absolute maximum ratings

^{1.} Guaranteed by characterization results.

Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 55. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 56*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 56. I/O current injection susceptibility

Symbol	Description		Functional susceptibility Description			
Symbol		Description		Positive injection	Unit	
		All except TT_a, PF10, PB8-BOOT0, PC10	-5	NA		
I _{INJ} ⁽¹⁾	Injected current on pin	Injected current on pin PF10, PB8-BOOT0, PC10		-0	NA	mA
		TT_a pins	-5	0	, 	

^{1.} Guaranteed by characterization.



5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the conditions summarized in *Table 17: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 57. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit					
	I/O input	All except FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>			0.3xV _{DD}						
V _{IL} (1)(2)	low level	F1_0				0.39xV _{DD} -0.06 ⁽³⁾	V					
	voltage	FT_c	2 V <v<sub>DD<2.7 V</v<sub>	-	-	0.3xV _{DD}						
		_	1.62 V <v<sub>DD<2.7 V</v<sub>	-	-	0.2.5xV _{DD}						
	I/O input high level voltage	All except	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-						
$V_{IH}^{(1)(2)}$		FT_c		0.49xV _{DD} +0.26 ⁽³⁾	-	-	V					
	voltage	FT_c	1.62 V <v<sub>DD<3.6 V</v<sub>	0.7xV _{DD}	-	-						
V _{HYS} ⁽³⁾	Input hysteresis	TT_xx, FT_xxx, NRST	1.62 V <v<sub>DD<3.6 V</v<sub>	-	200	-	mV					
		FT_xx	$0 < V_{IN} \le V_{DD}$	-	-	±100						
	Input leakage current ⁽³⁾		except	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	650 ⁽⁴⁾					
			FT_c	V _{DD} +1 V < V _{IN} ≤ 5.5 V	-	-	200 ⁽⁴⁾					
			$0 \le V_{IN} \le V_{DDMAX}$	-	-	2000						
		FT_c	V _{DD} ≤ V _{IN} <0.5 V	-	-	3000						
		leakage	leakage		$0 \le V_{IN} \le V_{DD}$	-	-	±150	1			
I _{leak}				FT_u, PC3	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	±2500	nA			
								$V_{DD} \le V_{IN} \le 5.5 \text{ V}$	-	-	±250	
					$0 \le V_{IN} \le V_{DD}$	-	-	±4500				
			FT_d	$V_{DD} + 1V \le V_{IN} \le 5.5 \text{ V}$	-	-	±9000					
		TT	$0 \le V_{IN} \le V_{DD}$	-	-	±150						
		TT_xx	V _{DD} ≤ V _{IN} ≤ 3.6 V	-	-	2000						
R _{PU}	Weak pull- up equivalent resistor ⁽⁵⁾		V _{IN} = V _{SS}	25	40	55						
R _{PD}	R _{PD} Weak pull- down equivalent resistor ⁽⁵⁾		$V_{IN} = V_{DD}$	25	40	55	kΩ					
C _{IO}	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF					

^{1.} Refer to Figure 24: I/O input characteristics

- 2. Data based on characterization results, not tested in production
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: $I_{Total_Ileak_max} = 10 \ \mu A + [number of I/Os where VIN is applied on the pad] x <math>I_{Ikg}(Max)$.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 24* for standard I/Os, and in *Figure 24* for 5 V tolerant I/Os.




Figure 24. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 14: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 14: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 58. Output voltage characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	CMOS port	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 2 mA for FT_c I/Os = 8 mA for other I/Os V _{DD} ≥ 2.7 V	V _{DD} -0.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	TTL port	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$ I_{IO} = 2 \text{ mA for FT_c}$ I/Os = 8 mA for other I/Os $V_{DD} \ge 2.7 \text{ V}$	2.4	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = 20 mA V _{DD} ≥ 2.7 V	V _{DD} -1.3	-	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 1 mA for FT_c	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I/Os = 4 mA for other I/Os V _{DD} ≥ 1.62 V	V _{DD} -0.45	-	
V _{OLFM+}	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f"	$ I_{IO} = 20 \text{ mA}$ $V_{DD} \ge 2.7 \text{ V}$	-	0.4	
(3)	option)	I _{IO} = 10 mA V _{DD} ≥ 1.62 V	-	0.4	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 14:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 25* and *Table 59*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} Guaranteed by design.

Table 59. I/O (except FT_c) AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5		
	_	Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1		
	Fmax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	MHz	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	1.5		
00			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25		
	T /T(Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	52		
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	17	ns	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37		
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	25		
	_	Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	10		
	Fmax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50	MHz	
0.4			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	15		
01	O1 Tr/Tf		C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	9		
		Tr/Tf Output rise and	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	16	
		fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	4.5	ns	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	9		
			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	50		
		Maximum	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	25	NAL 1-	
	rmax	Fmax frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	100 ⁽³⁾	MHz	
40			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	37.5		
10			C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	5.8		
	T.,/Tf	Output rise and	C=50 pF, 1.62 V≤V _{DD} ≤2.7 V	-	11		
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2.5	ns	
			C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	5		
			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	120 ⁽³⁾		
	Fmay	Maximum	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	50	NALI-	
Fmax	rillax	frequency	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	180 ⁽³⁾	MHz	
		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	75			
11			C=30 pF, 2.7 V≤V _{DD} ≤3.6 V	-	3.3		
	Tr/Tf	Output rise and	C=30 pF, 1.62 V≤V _{DD} ≤2.7 V	-	6	n-	
	11/11	fall time ⁽⁴⁾	C=10 pF, 2.7 V≤V _{DD} ≤3.6 V	-	1.7	ns	
		C=10 pF, 1.62 V≤V _{DD} ≤2.7 V	-	3.3			



Table 59. I/O (except FT_c) AC	characteristics ⁽¹⁾ (continued)
--------------------------------	--

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax ⁽⁵⁾	Maximum frequency		-	1	MHz
FM+	Tr/TF ⁽⁴⁾	Output high to low level fall time	C=50 pF, 1.6 V≤V _{DD} ≤3.6 V	-	5	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for a description of GPIO Port configuration register.
- 2. Guaranteed by design.
- 3. This value represented the I/O capability but maximum system frequency is 170 MHz.
- 4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- 5. The maximum frequency is defined with the following conditions:

 - (Tr+ Tf) ≤ 2/3 T. 45%<Duty cycle<55%

Table 60. I/O FT_c AC characteristics⁽¹⁾ (2)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax	Maximum	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	2	MHz
_	ГШах	frequency	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	1	IVITZ
0		Output H/L to	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	170	
	Tr/Tf	L/H level fall time	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	330	ns
	Fmax	Maximum	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	10	MHz
	ГШах	frequency	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	5	IVII IZ
1		Output H/L to	C=50 pF, 2.7 V≤V _{DD} ≤3.6 V	-	35	
	Tr/Tf	L/H level fall time	C=50 pF, 1.6 V≤V _{DD} ≤2.7 V	-	65	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for a description of GPIO Port configuration register.
- 2. Guaranteed by design.




Figure 25. I/O AC characteristics definition⁽¹⁾

1. Refer to Table 59: I/O (except FT_c) AC characteristics.

5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 _x V _{DD}	\ \
V _{IH(NRST)}	NRST input high level voltage	-	0.7 _x V _{DD}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	ns

Table 61. NRST pin characteristics⁽¹⁾

^{1.} Guaranteed by design.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 26. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the $V_{\rm IL(NRST)}$ max level specified in *Table 61: NRST pin characteristics*. Otherwise the reset is not taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 **High-resolution timer (HRTIM)**

The parameters given in *Table 62* are derived from tests performed under ambient temperature and supply voltage conditions summarized in Table 17.

Table 62. HRTIM characteristics⁽¹⁾

Unit

Symbol	Parameter	Conditions	Min.	Тур.	Max.
T _A	Timer ambient temperature range	f _{HRTIM} =170 MHz	-40	-	125
f _{HRTIM}	HRTIM input clock	As per T _A conditions	-	-	170
tupriva	for DLL calibration	713 per 1 A conditions	5.88	_	_

°C MHz ns $^{ extsf{t}}$ HRTIM f_{HRTIM}=170 MHz, high-resolution 184 t_{RES(HRTIM)} ps step size TA from -40 to 105°C Timer resolution 16 bit Res_{HRTIM} Dead time 0.125 16 t_{HRTIM} generator clock t_{DTG} f_{HRTIM}=170 MHz 0.735 94.1 ns period 511 t_{DTG} Dead time range |t_{DTR|/|}t_{DTF|} (absolute value) 48.09 f_{HRTIM}=170 MHz max _ _ μs 1/256 1/16 f_{HRTIM} Chopper stage f_{CHPFRQ} clock frequency f_{HRTIM}=170 MHz 0.664 10.625 MHz 16 256 _ t_{HRTIM} Chopper first t_{1STPW} pulse length f_{HRTIM}=170 MHz 0.094 1.506 μs

DS12983 Rev 2 142/238

Data based on characterization results, not tested in production.

Table 63. HRTIM output response to fault protection⁽¹⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max. ⁽²⁾	Unit
t _{LAT(DF)}	Digital fault response latency	Propagation delay from HRTIM1_FLTx digital input to HRTIM_CHxy output pin	-	9	20	
t _{W(FLT)}	Minimum Fault pulse width	-	7	-	-	ns
t _{LAT(AF)}	Analog fault response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin	-	16	31	

- 1. Refer to Fault paragraph in HRTIM section of RM0440.
- 2. Data based on characterization results, not tested in production.

Table 64. HRTIM output response to external events 1 to 5 (Low-Latency mode⁽¹⁾)

Symbol	Parameter	Conditions	Min	Typ ⁽²⁾	Max ⁽²⁾	Unit
t _{LAT(DEEV)}	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load)	-	12	23	
t _{W(EEV)}	Minimum external event pulse width	-	7	-	-	ns
t _{LAT(AEEV)}	Analog external event response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin (30pF load)	-	19	31	

EEXFAST bit in HRTIM_EECR1 register is set (Low Latency mode). This functionality is available on external events channels 1 to 5. Refer to Latency to external events paragraph in HRTIM section of RM0440.

2. Data based on characterization results, not tested in production.

Table 65. HRTIM output response to external events 1 to 10 (Synchronous mode ⁽¹⁾)

Symbol	Parameter	Conditions		Тур.	Max. ⁽²⁾	Unit
t _{LAT(DEEV)}	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load) ⁽³⁾	-	56	66	ns
t _{LAT(AEEV)}	Analog external event response latency	Propagation delay from COMPx_INP input pin to HRTIM_CHxy output pin (30pF load) (3)	-	62	76	ns
t _{W(EEV)}	Minimum external event pulse width	-	7	-	-	ns
T _{JIT(EEV)}	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP to HRTIM_CHxy output pin	-	-	1	t _{HRTIM} (4)

EEXFAST bit in HRTIM_EECR1 or HRTIM_EECR2 register is cleared (synchronous mode). External event filtering is disabled, i.e. EExF[3:0]=0000 in HRTIM_EECR2 register. Refer to Latency to external events paragraph in HRTIM section of RM0440.

Table 66. HRTIM synchronization input / output⁽¹⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{W(SYNCIN)}	Minimum pulse width on SYNCIN inputs, including HRTIM_SCIN	-	2	-	-	t _{HRTIM}
t _{RES(ESR)}	Response time to external synchronization request	-	-	-	3	t _{HRTIM}
t	Pulse width on	-	-	16	-	t _{HRTIM}
^t W(SYNCOUT)	HRTIM_SCOUT output	f _{HRTIM} =170 MHz	-	94.1	-	ns

^{1.} Guaranteed by design, not tested in production.

5.3.17 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 67. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

^{1.} Guaranteed by design.



^{2.} Data based on characterization results, not tested in production.

^{3.} This parameter is given for $f_{HRTIM} = 170 \text{ MHz}$.

^{4.} $T_{HRTIM} = 1 / f_{HRTIM}$ with $f_{HRTIM} = 170$ MHz.

5.3.18 Analog switches booster

Table 68. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
	Booster consumption for 1.62 V ≤ V _{DD} ≤ 2.0 V	-	-	250	
I _{DD(BOOST)}	Booster consumption for $2.0 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for 2.7 V ≤ V _{DD} ≤ 3.6 V	-	-	900	

^{1.} Guaranteed by design.

5.3.19 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 69* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 17: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 69. ADC characteristics^{(1) (2)}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{DDA}	Analog supply voltage	-	1.62	-	3.6	V	
.,	Positive	V _{DDA} ≥ 2 V	2	-	V_{DDA}	V	
V _{REF+}	reference voltage	V _{DDA} < 2 V		V_{DDA}		V	
V _{REF-}	Negative reference voltage	-		V _{SSA}		V	
V _{CMIN}	Input common mode	Differential	(V _{REF+} +V _{REF-})/2 - 0.18	(V _{REF+} + V _{REF-})/2 + 0.18		V	
		Range 1, single ADC operation	0.14	-	60		
		Range 2	-	-	26		
	ADC clock	Range 1, all ADCs operation, single ended mode V _{DDA} ≥ 2.7 V	0.14	-	52		
f _{ADC}	frequency	Range 1, all ADCs operation, single ended mode V _{DDA} ≥ 1.62 V	0.14	-	42	MHz	
		Range 1, all ADCs operation, differential mode V _{DDA} ≥ 1.62 V	0.14	-	56		
f _s	Sampling rate, continuous mode	For given resolution and sampling time cycles (t _s)	0.001		oling time [cycles] + ion [bits] + 0.5)	Msps	
T _{TRIG}	External trigger period	Considering trigger conversion latency time (t _{LATR} or t _{LATRINJ})	-	-	1ms	-	
	periou	Resolution = 12 bits, f _{ADC=60 MHz}	tconv + [t _{LATR} or t _{LATRINJ}]	-			
V _{AIN} (3)	Conversion voltage range	-	0	-	V _{REF+}	V	

Table 69. ADC characteristics⁽¹⁾ (continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{AIN} ⁽⁴⁾	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	Power-up time	-		1		conversi on cycle
4	Calibration time	f _{ADC} = 60 MHz		1.93		μs
t _{CAL}	Calibration time	-		116		1/f _{ADC}
	Trigger	CKMODE = 00	1.5	2	2.5	
	conversion latency Regular	CKMODE = 01	-	-	2.0	1
t _{LATR}	and injected	CKMODE = 10	-	-	2.25	1/f _{ADC}
	channels without conversion abort	CKMODE = 11	-	-	2.125	
	Trigger	CKMODE = 00	2.5	3	3.5	
	conversion latency Injected	CKMODE = 01	-	-	3.0	
t _{LATRINJ}	channels	CKMODE = 10	-	-	3.25	1/f _{ADC}
abo reg	aborting a regular conversion	CKMODE = 11	-	-	3.125	
		f _{ADC} = 60 MHz	0.0416	-	10.675	μs
t _s	Sampling time	-	2.5	-	640.5	1/f _{ADC}
t _{ADCVREG_S} TUP	ADC voltage regulator start-up time	-	-	-	20	μs
t _{CONV}	Total conversion time (including	f _{ADC} = 60 MHz Resolution = 12 bits	0.25	-	10.883	μs
	sampling time)	-	t _s [cycles] + res	olution [bits]	+0.5 = 15 to 653	1/f _{ADC}
	ADC	fs = 4 Msps	-	590	730	
I _{DDA} (ADC)	consumption from the V _{DDA}	fs = 1 Msps	-	160	220	μA
	supply	fs = 10 ksps	-	16	50	1
	ADC	fs = 4 Msps	-	110	140	
I _{DDV_S} (ADC	consumption from the V _{REF+}	fs = 1 Msps	-	30	40	μA
)	single ended mode	fs = 10 ksps	-	0.6	2] F.
	ADC	fs = 4 Msps	-	220	270	
DDV_D(ADC	consumption	fs = 1 Msps	-	60	70	μA
,	differential mode	fs = 10 ksps	-	1.3	3	1

^{1.} Guaranteed by design



2. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disabled when $V_{DDA} \ge 2.4$ V.

- V_{REF+} can be internally connected to V_{DDA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.
- 4. The maximum value of RAIN can be found in Table 70: Maximum ADC RAIN.



The maximum value of R_{AIN} can be found in *Table 70: Maximum ADC RAIN*.

Table 70. Maximum ADC R_{AIN}⁽¹⁾⁽²⁾

Decelostics.	Sampling cycle	Sampling time		nax (Ω)
Resolution	@60 MHz	[ns]	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	41.67	100	N/A
	6.5	108.33	330	100
	12.5	208.33	680	470
40 hita	24.5	408.33	1500	1200
12 bits	47.5	791.67	2200	1800
	92.5	1541.67	4700	3900
	247.5	4125	12000	10000
	640.5	10675	39000	33000
	2.5	41.67	120	N/A
	6.5	108.33	390	180
	12.5	208.33	820	560
40 5 %-	24.5	408.33	1500	1200
10 bits	47.5	791.67	2200	1800
	92.5	1541.67	5600	4700
	247.5	4125	12000	10000
	640.5	10675	47000	39000
	2.5	41.67	180	N/A
	6.5	108.33	470	270
	12.5	208.33	1000	680
0 1:4-	24.5	408.33	1800	1500
8 bits	47.5	791.67	2700	2200
	92.5	1541.67	6800	5600
	247.5	4125	15000	12000
	640.5	10675	50000	50000
	2.5	41.67	220	N/A
	6.5	108.33	560	330
	12.5	208.33	1200	1000
G hita	24.5	408.33	2700	2200
6 bits	47.5	791.67	3900	3300
	92.5	1541.67	8200	6800
	247.5	4125	18000	15000
	640.5	10675	50000	50000

- 1. Guaranteed by design.
- 2. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disabled when $V_{DDA} \ge 2.4$ V.
- 3. Fast channels are: ADCx_IN1 to ADCx_IN5.
- 4. Slow channels are: all ADC inputs except the fast channels.

Table 71. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$

Symbol	Parameter	Co	nditions ⁽⁴⁾		Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	6.9	
ГТ	Total		ended	Slow channel (max speed)	-	5.5	6.9	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	5.6	
			Differential	Slow channel (max speed)	-	4	5.6	
			Single	Fast channel (max speed)	-	2.5	4	
EO	Offset error		ended	Slow channel (max speed)	-	1.9	4	
EU	Oliset error		Differential	Fast channel (max speed)	-	1.8	2.8	
			Differential	Slow channel (max speed)	-	1.1	2.8	
			Single	Fast channel (max speed)	-	4.6	6.6	
FC	Cain arrar		ended	Slow channel (max speed)	-	4.5	6.6	LCD
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.6	LSB
			Dillerential	Slow channel (max speed)	-	3.3	4.6	
			Single	Fast channel (max speed)	-	1.1	1.9	
- FD	Differential		ended	Slow channel (max speed)	-	1.3	1.9	
ED	linearity error	Single ADC operation ADC clock frequency ≤ 60 MHz,	Differential	Fast channel (max speed)	-	1.3	1.6	
		V _{DDA} = VREF+ = 3 V, TA = 25 °C	Dillerential	Slow channel (max speed)	-	1.4	1.6	
		Continuous mode, sampling	Single	Fast channel (max speed)	-	2.3	3.4	
EL	Integral	rate: Fast channels@4Msps	ended	Slow channel (max speed)	-	2.4	3.4	
EL.	linearity error	Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	3.2	
			Dillerential	Slow channel (max speed)	-	2.2	3.2	
			Single	Fast channel (max speed)	10.4	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.6	1	bits
ENOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	טונס
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Cianal ta		Single	Fast channel (max speed)	64.4	65.6	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65.6	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	66.8	67.5	-	
	Tatio		Differential	Slow channel (max speed)	66.8	67.5	-	
			Single	Fast channel (max speed)	65	66.9	-	dB
	Signal-to-	al-to-	ended	Slow channel (max speed)	65	66.9	-	
SNR	noise ratio			Fast channel (max speed)	67	69	-	
			Differential	Slow channel (max speed)	67	69	-	



Table 71. ADC accuracy - limited test conditions $1^{(1)(2)(3)}$ (continued)

Symbol	Parameter	Co	Conditions ⁽⁴⁾					
		Single ADC operation ADC clock	Single	Fast channel (max speed)	-	-73	-72	
	T-4-1	frequency ≤ 60 MHz, V _{DDA} = VREF+ = 3 V, TA =	ended	Slow channel (max speed)	-	-73	-72	
Total THD harmonic	25 °C		Fast channel (max speed)	-	-73	-72	dB	
	distortion	Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-72	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when V_{DDA} \geq 2.4 V. No oversampling.



Table 72. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$

Sym- bol	Parameter		Conditions ⁽⁴)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	8.4	
ГТ	Total		ended	Slow channel (max speed)	-	5.5	8	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	6.6	
			Differential	Slow channel (max speed)	-	4	6	
			Single	Fast channel (max speed)	-	2.5	6	
EO	Offset error		ended	Slow channel (max speed)	-	1.9	6.9	
	Oliset elloi		Differential	Fast channel (max speed)	-	1.8	3.3	
			Dillerential	Slow channel (max speed)	-	1.1	3.3	
			Single	Fast channel (max speed)	-	4.6	8.1	
F0	Cain array		ended	Slow channel (max speed)	-	4.5	8.1	LCD
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.6	LSB
			Dillerential	Slow channel (max speed)	-	3.3	4.6	
			Single	Fast channel (max speed)	-	1.1	1.8	
ED	Differential	Single ADC operation	ended	Slow channel (max speed)	-	1.3	1.8	
ED	linearity error	ADC clock frequency ≤ 60 MHz, 2 V ≤ V _{DDA} Continuous mode, sampling	Differential	Fast channel (max speed)	-	1.3	1.6	
			Dillerential	Slow channel (max speed)	-	1.4	1.6	
		rate:	Single	Fast channel (max speed)	-	2.3	4.4	
EL	Integral	Fast channels@4Msps	ended	Slow channel (max speed)	-	2.4	4.4	
	linearity error	Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	4.1	
			Dillerential	Slow channel (max speed)	-	2.2	3.7	
			Single	Fast channel (max speed)	10	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	-	bits
ENOB	bits		Differential	Fast channel (max speed)	10.7	10.9	-	סונס
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Cianal to		Single	Fast channel (max speed)	62	65.6	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65.6	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	65	67.5	-	
	Tallo		Dillerential	Slow channel (max speed)	65	67.5	-	dB
		Single	Fast channel (max speed)	64	66.9	-	ub	
SNR	SIGNAL-to-		ended	Slow channel (max speed)	64	66.9	-	
SINK	noise ratio		Differential	Fast channel (max speed)	66.5	69	-	
			חוויכופווומו	Slow channel (max speed)	66.5	69	-	



Table 72. ADC accuracy - limited test conditions $2^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter		Conditions ⁽⁴⁾					
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-65	
	Total	ADC clock frequency ≤ 60 MHz, 2 V ≤ V _{DDA}	ended	Slow channel (max speed)	-	-73	-67	
THD	harmonic	Continuous mode, sampling		Fast channel (max speed)	-	-73	-70	dB
	distortion	rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	1	-73	-71	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 73. ADC accuracy - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Sym- bol	Parameter		Conditions	₅ (4)	Min	Тур	Max	Unit	
			Single	Fast channel (max speed)	-	5.9	7.9		
	Total		ended	Slow channel (max speed)	-	5.5	7.5		
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	7.6		
			Differential	Slow channel (max speed)	-	4	5.5		
			Single	Fast channel (max speed)	-	2.5	5.5		
EO	Offset error		ended	Slow channel (max speed)	-	1.9	5.5		
EO	Oliset error		Differential	Fast channel (max speed)	-	1.8	3.5		
				Slow channel (max speed)	-	1.1	3		
			Single	Fast channel (max speed)	-	4.6	7.1		
EG	Cain array		ended	Slow channel (max speed)	-	4.5	7	LCD	
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.1	LSB	
			Dillerential	Slow channel (max speed)	-	3.3	4.8		
			Single	Fast channel (max speed)	-	1.1	1.9		
	Differential	,	ended	Slow channel (max speed)	-	1.3	1.9		
ED	linearity error	60 MHz, 1.62 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V,	Differential	Fast channel (max speed)	-	1.3	1.6		
			Dillerential	Slow channel (max speed)	-	1.4	1.6		
		Continuous mode,	Single	Fast channel (max speed)	-	2.3	4.4		
EL	Integral linearity	sampling rate: Fast channels@4Msps	ended	Slow channel (max speed)	-	2.4	4.4		
	error	Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	3.7		
			Dillerential	Slow channel (max speed)	-	2.2	3.7		
			Single	Fast channel (max speed)	10	10.6	-		
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	-	bits	
ENOB	bits		Differential	Fast channel (max speed)	10.6	10.9	-	טונס	
			Dillerential	Slow channel (max speed)	10.6	10.9	-		
	Cianal to		Single	Fast channel (max speed)	62	65.6	-		
SINIAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65.6	-		
SINAD	NAD distortion ratio		Differential	Fast channel (max speed)	65	67.5	-		
	Tallo		Dillerential	Slow channel (max speed)	65	67.5	-	40	
			Single	Fast channel (max speed)	63	66.9	-	dB	
CNID	Signal-to-		ended	Slow channel (max speed)	63	66.9	-		
SINK	SNR Signal-to- noise ratio		Differential	Fast channel (max speed)	66	69	-		
			Dillerential	Slow channel (max speed)	66	69	-		



Table 73. ADC accuracy - limited test conditions $3^{(1)(2)(3)}$ (continued)

Sym- bol	Parameter		Conditions ⁽⁴⁾					Unit
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-67	
		ADC clock frequency ≤ 60 MHz,	ended	Slow channel (max speed)	-	-73	-67	
Total	1.62 V ≤ V _{DDA} = V _{REF+}		Fast channel (max speed)	-	-73	-71		
THD	harmonic distortion	≤ 3.6 V, Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-71	dB

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.



Table 74. ADC accuracy (Multiple ADCs operation) - limited test conditions 1⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	-	Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	4.5	-	
E1	error		Differential	-	4.1	-	
EO	Offset error		Single ended	-	1.3	-	
EO	Offset effor		Differential	-	0.4	-	
EG	Gain error		Single ended	-	3.9	-	LSB
EG	Gain enoi	Multiple ADC operation ADC clock frequency: ingle ended ≤ 52 MHz, lifferential ≤ 56 MHz,	Differential	-	3.4	-	LOD
ED	Differential		Single ended	-	1.5	-	
ED	linearity error		Differential	-	1.2	-	
EL	Integral linearity	$V_{DDA} = V_{REF} = 3.3 V$	Single ended	-	1.7	-	
EL	error	25°C, Continuous mode,	Differential	-	2.1	-	
ENOB	Effective	sampling time:	Single ended	-	10.7	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.9	-	טונס
	Signal-to-noise	LQFP100 package	Single ended	-	66.3	-	
SINAD	and distortion ratio		Differential	-	67.2	-	dB
SNR	Signal-to-noise		Single ended	-	67.3	-	
SINK	ratio		Differential	-	68.6	-	
THD	Total harmonic		Single ended	-	-73.5	-	dB
טחו	distortion		Differential	-	-73	-	UD

^{1.} Data based on characterization result, not tested in production.

^{2.} ADC DC accuracy values are measured after internal calibration.

^{3.} ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

^{4.} The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 75. ADC accuracy (Multiple ADCs operation) - limited test conditions 2⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	-	Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	7.1	-	
E1	error		Differential	-	4.6	-	
EO	Offset error		Single ended	-	4.2	-	
EO	Offset effor		Differential	-	2.8	-	
EG	Gain error		Single ended	-	6.8	-	LSB
EG	Gain enoi	Multiple ADC operation DC clock frequency: ingle ended ≤ 52 MHz, ifferential ≤ 56 MHz,	Differential	-	4.3	-	LOD
ED	Differential		Single ended	-	1.5	-	
ED	linearity error		Differential	-	1.7	-	
EL	Integral linearity	$V_{DDA} \ge 2.7 \text{ V}, V_{REF} \ge 1.62 \text{ V},$	Single ended	-	3.1	-	
EL	error	-40 to 125°C, Continuous mode,	Differential	-	2.4	-	
ENOB	Effective	sampling time:	Single ended	-	10.2	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.6	-	มแร
	Signal-to-noise	LQFP100 package	Single ended	-	62.9	-	
SINAD	and distortion ratio		Differential	-	65.3	-	dB
SNR	Signal-to-noise		Single ended	-	63.6	-	
SINIX	ratio		Differential	-	66.3	-	
THD	Total harmonic		Single ended	-	-70.9	-	dB
טחו	distortion		Differential	-	-71.8	-	uБ

^{1.} Data based on characterization result, not tested in production.

^{2.} ADC DC accuracy values are measured after internal calibration.

^{3.} ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

^{4.} The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 76. ADC accuracy (Multiple ADCs operation) - limited test conditions 3⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions ⁽⁴⁾	-	Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	7.4	-	
ΕI	error		Differential	-	4.6	-	
EO	Offset error		Single ended	-	4	-	
EO	Oliset elloi		Differential	-	2.8	-	
EG	Gain error		Single ended	-	7.2	-	LSB
EG	Gain choi	Multiple ADC operation	Differential	-	4.3	-	LOD
ED	Differential	ADC clock frequency:	Single ended	-	1.8	-	- - -
ED	linearity error	single ended ≤ 42 MHz, differential ≤ 56 MHz,	Differential	-	1.7	-	
EL	Integral linearity	_{DDA} = V _{REF} ≥ 1.62 V,	Single ended	-	3.1	-	
CL	error	-40 to 125°C, Continuous mode,	Differential	-	2.4	-	
ENOB	Effective	sampling time:	Single ended	-	10.1	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.6	-	มแร
	Signal-to-noise	LQFP100 package	Single ended	-	62.6	-	
SINAD	and distortion ratio		Differential	-	65.3	-	dB
CND	SNR Signal-to-noise ratio		Single ended	-	63.2	-	
SINK			Differential	-	66.3	-	
THD	Total harmonic		Single ended	-	-70.6	-	dB
טחו	distortion		Differential	-	-71.8	-	UD

- 1. Data based on characterization result, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.






Figure 27. ADC accuracy characteristics





- 1. Refer to Table 69: ADC characteristics for the values of R_{AIN} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 57: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 57: I/O static characteristics for the values of I_{Ika}.

General PCB design guidelines

Power supply decoupling must be performed as shown in *Figure 15: Power supply scheme*. The decoupling capacitor on V_{DDA} must be ceramic (good quality) and it must be placed as close as possible to the chip.

5.3.20 Digital-to-Analog converter characteristics

Table 77. DAC 1MSPS characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	DAC output bu pin not connec connection only		1.71	-	3.6	
		Other modes		1.80	-		
V _{REF+}	Positive reference voltage	DAC output bu pin not connec connection only		1.71	-	V _{DDA}	V
		Other modes		1.80	-		
V _{REF-}	Negative reference voltage		-		V_{SSA}		
	Resistive load	DAC output	connected to V _{SSA}	5	-	-	۲O
R_L	Nesistive load	buffer ON	connected to V _{DDA}	25	-	-	kΩ
R _O	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
D	Output impedance sample	V _{DD} = 2.7 V		-	-	2	kO.
R_{BON}	and hold mode, output buffer ON	V _{DD} = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample	V _{DD} = 2.7 V		-	-	16.5	
R_{BOFF}	and hold mode, output buffer OFF	V _{DD} = 2.0 V		-	-	18.0	kΩ
C_L	Conscitive load	DAC output buffer ON		-	-	50	pF
C _{SH}	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output bu	ffer ON	0.2	-	V _{REF+} - 0.2	V
_	σαιραι	DAC output bu	ffer OFF	0	-	V _{REF+}	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	a 12-bit code transition between the lowest and the	buffer ON CL ≤ 50 pF,	±2 LSB	-	1.55	2.85	
t _{SETTLING}	highest input codes when	CL ≥ 50 pr, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	DAC_OUT reaches final value)		±8 LSB	-	1.4	2.75	
	,	Normal mode I OFF, ±1LSB, C	DAC output buffer CL = 10 pF	-	2	2.5	
. (2)	Wakeup time from off state (setting the ENx bit in the	Normal mode [CL ≤ 50 pF, RL	DAC output buffer ON .≥5 kΩ	-	4.2	7.5	
t _{WAKEUP} ⁽²⁾	DAC Control register) until final value ±1 LSB	Normal mode DAC output buffer OFF, CL ≤ 10 pF		-	2	5	μs
PSRR	V _{DDA} supply rejection ratio	Normal mode [CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB



Table 77. DAC 1MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T _{W_to_W}	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL CL ≤ 10 pF	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF DAC output buffer		-	-	μs
		DAC_OUT	DAC output buffer ON, C _{SH} = 100 nF	-	0.7	3.5	ms
	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	pin connected	DAC output buffer OFF, C _{SH} = 100 nF	-	10.5	18	ms
t _{SAMP}		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I _{leak}	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA
Cl _{int}	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t _{TRIM}	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V	Middle code offset for 1 trim	V _{REF+} = 3.6 V		-	1500	-	μV
V _{offset}	code step	V _{REF+} = 1.8 V		-	750	-	μν
		DAC output	No load, middle code (0x800)	-	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I _{DDA} (DAC)	DAC consumption from V _{DDA}	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μΑ
		Sample and hold mode, C _{SH} = 100 nF		-	315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
	DAC consumption from V _{REF+}	DAC output buffer ON	No load, middle code (0x800)	-	185	240	
			No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
I _{DDV} (DAC)		Sample and hold mode, buffer ON, C _{SH} = 100 nF, worst case		-	185 _x Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and hold mode, buffer OFF, C _{SH} = 100 nF, worst case		-	155 _x Ton/(Ton +Toff) (4)	205 _x Ton/(Ton +Toff) (4)	

Table 77. DAC 1MSPS characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 57: I/O static characteristics.
- Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for more details.




Figure 29. 12-bit buffered / non-buffered DAC

The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx
bit in the DAC_CR register.

Table 78. DAC 1MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
DNL	Differential non	DAC output buffer ON		-	-	±2	
DINL	linearity ⁽²⁾	DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		(Guarantee	d	
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
IINL	linearity ⁽³⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
		DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±12	
Offset Offset error at code 0x800 ⁽³⁾			V _{REF+} = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffsetCal code 0x8	Offset Error at	DAC output buffer ON	V _{REF+} = 3.6 V	-	-	±5	
	after calibration	1 1 (1 < 50 NE RI	CL ≤ 50 pF, RL ≥ 5 kΩ	V _{REF+} = 1.8 V	-	-	±7
Coin	Gain error ⁽⁵⁾	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%
Gain	Gain enor	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70
TUE	Total	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB
TOE	unadjusted error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOD
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
CNID	Signal-to-noise	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ 1 kHz, BW 500 kHz		-	71.2	-	٩D
SNR	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	dB
THD	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dB
וחט	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	ub

Table 78. DAC 1MSPS	accuracy ⁽¹⁾ ((continued)
---------------------	---------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD	Signal-to-noise and distortion ratio	DAC output buffer ON CL \leq 50 pF, RL \geq 5 k Ω , 1 kHz	-	70.4	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	
I FNOR I	Effective number of bits	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1 kHz	-	11.4	-	1-14-
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	bits

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V_{REF+} – 0.2) V when buffer is ON.

Table 79. DAC 15MSPS characteristics⁽¹⁾

Symbol	Parameter	Conditions	5	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for DAC ON	-		1.71	-	3.6	
V _{REF+}	Positive reference voltage	-		1.71	-	V_{DDA}	V
V_{REF}	Negative reference voltage	-			V_{SSA}		
V _{DAC_OUT}	Voltage on DAC_OUT output	-		0	-	V _{REF+}	V
		V _{DDA} >2,7V With One comparator on DAC output	10%-90%	-	16	22	
			5%-95%	-	21	29	
			1%-99%	-	33	46	
	Settling time (full scale: for		32lsb	-	40	53	
	a 12-bit code transition between the lowest and the		1lsb	-	64	87	
t _{SETTLING}	highest input codes when		10%-90%	-	24	32	ns
	DAC_OUT reaches final value)	V _{DDA} >2,7V	5%-95%	-	32	43	
		With One comparator and OPAMP on DAC	1%-99%	-	49	67	
		output	32lsb	-	57	75	
			1lsb	-	93	125	

Table 79. DAC 15MSPS characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	6	Min	Тур	Max	Unit
			10%-90%	-	16	88	
		V _{DDA} <2,7V	5%-95%	-	21	116	-
		With One comparator	1%-99%	-	33	181	
	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches final value)		32lsb	-	40	196	
t			1lsb	-	64	332	ns
t _{SETTLING}			10%-90%	-	24	128	115
		V _{DDA} <2,7V	5%-95%	-	32	170	
		With One comparator and OPAMP on DAC	1%-99%	-	49	265	
		output 32lsb	32lsb	-	57	284	
			1lsb	-	93	483	
t _{WAKEUP} (2)	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 p	-	1.4	3.5	μs	
DODD	V august raination ratio	V _{DD} > 2.7 V		65	85	-	٩D
PSRR	V _{DDA} supply rejection ratio	V _{DD} <2.7 V		40	85	-	- dB
t _{SAMP}	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	-		-	TBD	TBD	μs
Cl _{int}	Internal sample and hold capacitor	-		-	4	5	pF
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	CSH = 4 pF T = 55°C		-	TBD	-	μV/ms
I _{DDA} (DAC)	DAC consumption from V _{DDA}	No load, middle code (0x800)		-	TBD	TBD	- μΑ
I _{DDV} (DAC)	DAC consumption from V _{REF+}	No load, middle code (0	0x800) ⁽³⁾	-	720	955	μΛ

^{1.} Guaranteed by design.

^{2.} In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

^{3.} Worst case consumption is at code 0x800.

Table 80. DAC 15MSPS accuracy⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DNL	Differential non linearity (2)	-	-2	-	2	
INL	Integral non linearity ⁽³⁾	CL ≤ 50 pF, no RL	-5	-	5	
TUE	Total unadjusted error	CL ≤ 50 pF, no RL	-5	-	5	LSB
DCS	Dynamic code spike	Spike amplitude on DAC voltage when DAC output value is decreasing	-	0	4	

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.



5.3.21 Voltage reference buffer characteristics

Table 81. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditio	ons	Min	Тур	Max	Unit	
			VRS = 00	2.4	-	3.6		
		Normal mode	VRS = 01	2.8	-	3.6		
	Analog supply		VRS = 10	3.135	-	3.6	-	
V_{DDA}	voltage		VRS= 00	1.65	-	2.4		
		Degraded mode ⁽²⁾	VRS = 01	1.65	-	2.8		
			VRS= 10	1.65	-	3.135	V	
			VRS= 00	2.044	2.048	2.052	V	
		Normal mode ⁽³⁾	VRS= 01	2.496	2.5	2.504		
V _{REFBUF}	Voltage reference		VRS = 10	2.896	2.9	2.904		
OUT	output		VRS= 00	V _{DDA} -250 mV	-	V_{DDA}		
		Degraded mode ⁽²⁾	VRS = 01	V _{DDA} -250 mV	-	V_{DDA}		
			VRS = 10	V _{DDA} -250 mV	-	V_{DDA}		
V _{REFOUT} (3)- TEMP	Voltage reference output spread over the temperature range	V _{DDA} = 3V		-	-	See Figure 30, Figure 31, Figure 32	mV	
TRIM	Trim step resolution	-		-	±0.05	±0.1	%	
CL	Load capacitor	-		0.5	1	1.5	μF	
esr	Equivalent Serial Resistor of Cload	-		-	-	2	Ω	
I _{load}	Static load current	-		-	-	6.5	mA	
I _{line_reg} (4)	Line regulation	-		-	1000	2000	ppm/V	
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	Normal mode	-	50	500	ppm/m A	
	Temperature	-40 °C < TJ < +125	°C	-	-	Tcoeff_vr		
T _{Coeff}	coefficient	0 °C < TJ < +50 °C		-	-	efint + 50 ⁽⁵⁾	ppm/ °C	
DODD	Power supply	DC		40	55	-	-ID	
PSRR	rejection	100 kHz		25	40	-	dB	
		$CL = 0.5 \mu F^{(6)}$		-	300	350		
t _{START}	Start-up time	CL = 1.1 µF ⁽⁶⁾		-	500	650	μs	
		$CL = 1.5 \mu F^{(6)}$		-	650	800		

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
I _{INRUSH}	Control of maximum DC current drive on VREFBUF_ OUT during start- up phase (7)	-	-	8	-	mA	
		I _{load} = 0 μA	-	16	25		
I _{DDA} (VREF	VREFBUF consumption from	I _{load} = 500 μA	-	18	30	μA	
BUF)	V_{DDA}	I _{load} = 4 mA	-	35	50	μΑ	
		I _{load} = 6.5 mA	-	45	80		

Table 81. VREFBUF characteristics⁽¹⁾ (continued)

- 1. Guaranteed by design, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (V_{DDA} drop voltage).
- 3. Guaranteed by characterization results.
- 4. Line regulation is given for overall supply variation, in normal mode.
- 5. Tcoeff_vrefint refer to Tcoeff parameter in the embedded voltage reference section.
- 6. The capacitive load must include a 100 nF low ESR capacitor in order to cut-off the high frequency noise.
- To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V_{DDA} voltage should be in the range [2.4 V to 3.6 V], [2.8 V to 3.6 V] and [3.135 V to 3.6 V] respectively for VRS=0,1 and 2.




Figure 30. V_{REFOUT TEMP} in case VRS = 00





Figure 31. $V_{REFOUT\ TEMP}$ in case VRS = 01





57

5.3.22 Comparator characteristics

Table 82. COMP characteristics⁽¹⁾

Symbol	Parameter	Cond	litions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage		-	'	/REFIN	Τ	
V _{SC} ⁽³⁾	Scaler offset voltage		-	-	±5	±10	mV
I (SCALED)	Scaler static consumption from	BRG_EN=0 (bri	idge disable)	-	200	300	nA
I _{DDA} (SCALER)	V_{DDA}	BRG_EN=1 (bri	idge enable)	-	8.0	1	μΑ
t _{START_SCALER}	Scaler startup time		-	-	100	200	μs
t _{START}	Comparator startup time to reach propagation delay specification	-		-	-	5	μs
	Propagation delay (From		V _{DDA} < 2.7 V	-	-	35	ns
t _D ⁽⁴⁾	COMP input pin to COMP output pin) for 200 mV step with 100 mV overdrive	50pF load on output	V _{DDA} ≥2.7 V	-	16.7	31	ns
V _{offset} ⁽³⁾	Comparator offset error	Full V _{DDA} voltag temperature rar		-9	-6/+2	3	mV
		HYST[2:0] = 0		-	0	-	
		HYST[2:0] =1		4	9	16	
		HYST[2:0] = 2		7	18	32	
V	Comparator hysteresis	HYST[2:0] = 3		11	27	47	mV
V_{hys}	Comparator hysteresis	HYST[2:0] = 4		15	36	63	IIIV
		HYST[2:0] = 5		19	45	79	
		HYST[2:0] = 6		23	54	95	
		HYST[2:0] = 7		26	63	110	
	Comparator consumption from	Static		-	450	720	
I _{DDA} (COMP)	V _{DDA}			-	TBD	-	μΑ

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} Refer to Table 20: Embedded internal voltage reference.

^{3.} Guaranteed by characterization results.

^{4.} Typical value (3V) is an average for all comparators propagation delay.

5.3.23 Operational amplifiers characteristics

Table 83. OPAMP characteristics^{(1) (2)}

Symbol	Parameter	Conditions		Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	2	3.3	3.6	V
CMIR	Common mode input range	-	0	-	V _{DDA}	V
VI _{OFFSET} (3)	Input offset voltage	25 °C, No Load on output.	-	-	±1.5	mV
V OFFSET` ′	input onset voltage	All voltage/temperature.	-	-	±3	IIIV
ΔVI _{OFFSET}	Input offset voltage drift	-	-	±10	-	μV/°C
TRIMOFFSE TP	Offset trim step at low common input voltage (0.1 x V _{DDA})	-	-	1.1	1.2	mV
TRIMOFFSE TN	Offset trim step at high common input voltage (0.9 x V _{DDA})	-	-	1.3	1.65	1117
I_{LOAD}	Drive current	-	-	-	500	
I _{LOAD_PGA}	Drive current in PGA mode	-	ı	-	270	μA
C _{LOAD}	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	60	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC Vcom=V}_{DDA}/2$	TBD	80	-	dB
GBW	Gain Bandwidth Product	100mV ≤ Output dynamic range ≤ V _{DDA} - 100mV	7	13	-	MHz
2=(3)	Slew rate	Normal mode	2.5	6.5	-	
SR ⁽³⁾	(from 10 and 90% of output voltage)	High-speed mode	18	45	-	V/µs
AO	Onen leen gein	100mV ≤ Output dynamic range ≤ V _{DDA} - 100mV	65	95	-	- dB
AU	Open loop gain	200mV ≤ Output dynamic range ≤ V _{DDA -} 200mV	75	95	-	dB
V _{OHSAT} ⁽³⁾	High saturation voltage	I_{load} = max or R_{load} = min Input at V_{DDA} . Follower mode	V _{DDA} - 100	-	-	m)/
V _{OLSAT} ⁽³⁾	Low saturation voltage	I _{load} = max or R _{load} = min Input at 0. Follower mode	-	-	100	- mV
Φm	Phase margin	Follower mode, Vcom=V _{DDA} /2	-	65	-	0
GM	Gain margin	Follower mode, Vcom=V _{DDA} /2	-	10	-	dB





Table 83. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	6	Min	Тур	Max	Unit
	Wake up time from	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	3	6	
t _{WAKEUP} ⁽³⁾	OPAMP input bias	High-speed mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge$ $20 \text{ k}\Omega$ follower configuration	-	3	6	μs
I _{bias}	OPAMP input bias current	See I _{leak} parameter in <i>T</i>	able 57: I/O statio	c charac	cteristics f	or given	pin.
		PGA Gain = 2 0.1 ≤ Out	V _{DDA} < 2.2	-2	ı	2	
		dynamic range ≤ V _{DDA} - 0.1	V _{DDA} ≥ 2.2	-1	1	1	
		PGA Gain=4, 100mV ≤ Ou range ≤ V _{DDA} - 100mV	tput dynamic	-1	-	1	
	Non inverting gain value ⁽⁴⁾	PGA Gain=8 100mV ≤ Output dynamic range ≤ V _{DDA} - 100mV		-1	-	1	%
	Value /	PGA Gain=16, 100mV ≤ C range ≤ V _{DDA} - 100mV	PGA Gain=16, 100mV ≤ Output dynamic range ≤ V _{DDA} - 100mV		-	1	
		PGA Gain=32 200mV ≤ Or 200mV	utput ≤ V _{DDA} -	-2	-	2	
DOAi		PGA Gain=64 200mV ≤ Or range ≤ V _{DDA} - 200mV	utput dynamic	-2	-	2	
PGA gain		PGA Gain = -1	V _{DDA} < 2.2	-2		2	
		100mV ≤ Output dynamic range ≤ V _{DDA} - 100mV	V _{DDA} ≥ 2.2	-1	1	1	
		PGA Gain=-3, 100mV ≤ Or range ≤ V _{DDA} - 100mV	utput dynamic	-1	-	1	
	Inverting gain value	PGA Gain=-7 100mV ≤ Ou range ≤ V _{DDA} - 100mV	itput dynamic	-1	-	1	%
		PGA Gain=-15, 100mV ≤ 0 range ≤ V _{DDA} - 100mV	Output dynamic	-1	-	1	
		PGA Gain=-31 200mV ≤ C 200mV	output ≤ V _{DDA} -	-2	-	2	
		PGA Gain=-63 200mV ≤ C range ≤ V _{DDA} - 200mV	PGA Gain=-63 200mV ≤ Output dynamic		-	2	

Table 83. OPAMP characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	3	Min	Тур	Max	Unit
		PGA Gain = 2		-	10/10	-	
	D0/D4 : 1	PGA Gain = 4		-	30/10	-	
	R2/R1 internal resistance values in	PGA Gain = 8		-	70/10	-	
	non-inverting PGA mode ⁽⁵⁾	PGA Gain = 16		-	150/10	-	
	mode	PGA Gain = 32		-	310/10	-	
В		PGA Gain = 64		-	630/10	-	kΩ/k
R _{network}		PGA Gain = -1		-	10/10	-	Ω
		PGA Gain = -3		-	30/10	-	
	R2/R1 internal resistance values in	PGA Gain = -7		-	70/10	-	
	inverting PGA mode ⁽⁵⁾	PGA Gain = -15		-	150/10	-	
		PGA Gain = -31		-	310/10	-	
		PGA Gain = -63		-	630/10	ı	
Delta R	Resistance variation (R1 or R2)	-	-		-	+15	%
		Gain = 2		-	GBW/2	-	
		Gain = 4		-	GBW/4	-	
	PGA bandwidth for different non inverting gain	Gain = 8		-	GBW/8	-	MHz
		Gain = 16		-	GBW/16	-	
		Gain = 32		-	GBW/32	-	
PGA BW		Gain = 64		-	GBW/64	-	
PGA DW		Gain = -1		-	GBW/2	-	
		Gain = -3		-	GBW/4	-	
	PGA bandwidth for	Gain = -7		-	GBW/8	-	MHz
	different inverting gain	Gain = -15		-	GBW/16	-	IVITZ
		Gain = -31		-	GBW/32	-	
		Gain = -63		-	GBW/64	-	
eN	Voltage noise density	at 1 kHz, Output loaded wi	ith 4 kΩ	-	250	-	nV/√
en	voltage noise density	at 10 kHz, Output loaded v	vith 4 kΩ	-	90	-	Hz
I (ODAMD)	OPAMP consumption	Normal mode	No load,	-	1.3	2.2	mΛ
I _{DDA} (OPAMP)	from V _{DDA}	High-speed mode	follower mode	-	1.4	2.6	mA
_	ADC sampling time	V _{DDA} < 2V		300	-	-	
T _{S_OPAMP_VO} UT	when reading the OPAMP output. OPAINTOEN=1	V _{DDA} ≥ 2V		200	-	-	ns
I _{DDA} (OPAMPI	OPAMP consumption	Normal mode	no load,	-	0.45	0.7	_
NT)	from V _{DDA} . OPAINTOEN=1	High-speed mode	follower mode	-	0.5	0.8	mA

- 1. Guaranteed by design, unless otherwise specified.
- 2. Data guaranteed on normal and high speed mode unless otherwise specified.
- 3. Guaranteed by characterization results.
- 4. Valid also for inverting gain configuration with external bias.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1



5.3.24 Temperature sensor characteristics

Table 84. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	2.3	2.5	2.7	mV/°C
V ₃₀	Voltage at 30°C (±5 °C) ⁽²⁾	0.742	0.76	0.785	V
t _{START-RUN} ⁽¹⁾	Start-up time in Run mode (start-up of buffer)	-	8	15	μs
t _{START_CONT} (3)	Start-up time when entering in continuous mode	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from VDD, when selected by ADC	ı	4.7	7	μΑ

^{1.} Guaranteed by design.

5.3.25 V_{BAT} monitoring characteristics

Table 85. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
Er ⁽¹⁾	Error on Q	-10	-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the $V_{\mbox{\footnotesize{BAT}}}$	12	-	-	μs

^{1.} Guaranteed by design.

Table 86. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Battery	VBRS = 0	-	5	-	
R_{BC}	charging resistor	VBRS = 1	-	1.5	-	kΩ

^{2.} Measured at V_{DDA} = 3.0 V ±10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to *Table 5: Temperature sensor calibration values*.

^{3.} Continuous mode means RUN mode or Temperature Sensor ON.

5.3.26 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 87. TIMx⁽¹⁾ characteristics⁽²⁾

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 170 MHz	6.66	-	ns
	Timer external clock	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 170 MHz	0	75	MHz
Res _{TIM}	Timer resolution	TIMx (except TIM2 and TIM5)	-	16	bit
		TIM2 and TIM5	-	32	
+	16-bit counter clock	-	1	65536	t _{TIMxCLK}
^t COUNTER	period	f _{TIMxCLK} = 170 MHz	0.00666	436.9	μs
	Maximum possible	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	count with 32-bit counter	f _{TIMxCLK} = 170 MHz	-	28.63	s
f	Encoder frequency on	-	0	f _{TIMxCLK} /4	MHz
f _{ENC}	TI1 and TI2 input pins	f _{TIMxCLK} = 170MHz	0	37.5	MHz
t _{W(INDEX)}	Index pulsewidth on ETR input	-	2	-	Tck
t _{W(TI1, TI2)}	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

^{1.} TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16, 17 or 20.

^{2.} Guaranteed by design.

Tubio con 1120 millional portou at 02 mil (20.)								
Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit				
/4	0	0.125	512					
/8	1	0.250	1024					
/16	2	0.500	2048					
/32	3	1.0	4096	ms				
/64	4	2.0	8192					
/128	5	4.0	16384					
/256	6 or 7	8.0	32768	1				

Table 88. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾⁽²⁾

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 66: WWD6 Hill/Hax timeout value at 176 lim2 (1 6211)							
Unit	Max timeout value	Min timeout value	Prescaler WDGTB				
	1.542	0.0241	0	1			
]	3.084	0.0482	1	2			
– ms	6.168	0.0964	2	4			
7	12.336	0.1928	3	8			

Table 89. WWDG min/max timeout value at 170 MHz (PCLK)⁽¹⁾

5.3.27 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs") and when the I2CCLK frequency is greater than the minimum shown in the table below.

^{1.} Guaranteed by design.

^{1.} Guaranteed by design.

Symbol	Parameter	Condition		Min	Unit
		Standard mode		2	
		Fast-mode	Analog Filtre ON DNF=0	8	
f(I2CCLK)	I2CCLK frequency		Analog Filtre OFF DNF=1	9	MHz
	,	Fast-mode	Analog Filtre ON DNF=0	17	
			Analog Filtre OFF DNF=1	16	

Table 90. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is supported partially. This limits the maximum load Cload supported in Fm+, which is given by these formulas:
 - $t_r(SDA/SCL)=0.8473 \times R_p \times C_{load}$
 - R_p(min)= (V_{DD} V_{OL}(max)) / I_{OL}(max)

Where Rp is the I2C lines pull-up. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to *Table 91* below for the analog filter characteristics:

Table 91. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	90(3)	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in *Table 92* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 17: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).



DS12983 Rev 2 179/238

Table 92. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
f _{SCK} 1/t _c (SCK)	SPI clock frequency	Master mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1			75	
		Master mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1			50	
		Master transmitter mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	-	-	50	MHz
		Slave receiver mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1			50	
		Slave mode transmitter/full duplex 2.7 V < V _{DD} < 3.6 V Voltage Range V1			41	
		Slave mode transmitter/full duplex 1.71 V < V _{DD} < 3.6 V Voltage Range V1			27	
		1.71 V < V _{DD} < 3.6 V Voltage Range V2			13	
t _{su(NSS)}	NSS setup time	Slave mode	4*T _{pclk}	-	-	-
t _{h(NSS)}	NSS hold time	Slave mode	2*T _{pclk}	-	-	-
$\begin{matrix} t_{\text{w(SCKH)}} \\ t_{\text{w(SCKL)}} \end{matrix}$	SCK high and low time	Master mode, SPI prescaler = 2	T _{pclk} -1	T _{pclk}	T _{pclk} +1	ns
t _{su(MI)}	Data input setup time	Master mode	4	ı	-	- ns
t _{su(SI)}		Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	4	-	-	- ns
t _{h(SI)}		Slave mode	1	-	-	
t _{a(SO)}	Data output access time	Slave mode	9	-	34	ns
t _{dis(SO)}	Data output disable time	Slave mode	9	-	16	ns

Symbol	Parameter	Conditions	Min	Тур	Max ⁽²⁾	Unit
		Slave mode 2.7 V < V _{DD} < 3.6 V Voltage Range V1	-	9	12	
t _{v(SO)}	Data output valid time	Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V1	-	9	18	
		Slave mode 1.71 V < V _{DD} < 3.6 V Voltage Range V2	-	13	22	ns
t _{v(MO)}		Master mode	-	3.5	4.5	
t		Slave mode 1.71 V < V _{DD} < 3.6 V	6	-	-	
t _{h(SO)}	Data output hold time	Slave mode Range V2	9	-	-	
t _{h(MO)}		Master mode	2	-	-	

Table 92. SPI characteristics⁽¹⁾ (continued)

The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.




Figure 34. SPI timing diagram - slave mode and CPHA = 0

^{1.} Guaranteed by characterization results.




Figure 35. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD.}$




Figure 36. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD.}$

I2S characteristics

Unless otherwise specified, the parameters given in *Table 93* for I2S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 93, I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Max	Uni t
f _{MCLK}	I2S Main clock output		-	256x8 K	256 *Fs ⁽²⁾	MH z
f	I2S clock frequency	Master data		-	64xFs	МН
f _{CK}	123 Clock frequency	Slave data		-	64xFs	Z
D _{CK}	I2S clock frequency duty cycle	Slave receiver	Slave receiver		70	%
t _{v(WS)}	WS valid time	Master mode	Master mode		6	
4	WS hold time	Master mode	Master mode		-	
t _{h(WS)}	W3 Hold time	Slave mode		2	-	
t _{su(WS)}	WS setup time	Slave mode		4	-	
t _{su(SD_MR)}	Data input setup	Master receiver		3	-	
t _{su(SD_SR)}	time	Slave receiver		4	-	
t _{h(SD_MR)}	Data input hold time	Master receiver		4	-	ns
t _{h(SD_SR)}		Slave receiver		2	-	
+		Slave transmitter (after	2.7 V ≤ V _{DD} ≤ 3.6 V	-	15	
t _{v(SD_ST)}	ND OT) D (enable edge)	1.65 V ≤ V _{DD} ≤ 3.6 V	-	22	
t _{v(SD_MT)}		Master transmitter (after enable edge)		-	3	
t _{h(SD_ST)}	Data output hold	Slave transmitter (after enable edge)		7	-	
t _{h(SD_MT)}	time	Master transmitter (after e	enable edge)	1	-	

^{1.} Guaranteed by characterization results, not tested in production.

Note:

Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" I2S section for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} , D_{CK} values reflect only the digital peripheral behavior, source clock precision might slightly change the values D_{CK} depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2*I2SDIV+ODD) and Fs max supported for each mode/condition.



DS12983 Rev 2 183/238

^{2. 256}xFs maximum is 49.152 MHz.

SAI characteristics

Unless otherwise specified, the parameters given in *Table 94* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).



Table 94. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCLK}	SAI Main clock output	-	-	50	MHz
		Master transmitter 2.7 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	33	
		Master transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	22	
		Master receiver Voltage Range 1	-	22	
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 V \leq V _{DD} \leq 3.6 V Voltage Range 1	-	45	MHz
		Slave transmitter 1.71 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	29	
		Slave receiver Voltage Range 1	-	50	•
		Slave transmitter Voltage Range 2	-	13	
	FS valid time	Master mode 2.7 V ≤ V _{DD} ≤ 3.6 V	-	15	no
t _{v(FS)}		Master mode 1.71 V ≤ V _{DD} ≤ 3.6 V	-	22	ns
t _{h(FS)}	FS hold time	Master mode	10	-	ns
t _{su(FS)}	FS setup time	Slave mode	2	-	ns
t _{h(FS)}	FS hold time	Slave mode	1	-	ns
t _{su(SD_A_MR)}	Data input setup time	Master receiver	2.5	-	no
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1	-	ns
t _{h(SD_A_MR)}	Data input hold time	Master receiver	5	-	ne
t _{h(SD_B_SR)}	Data iliput fiold time	Slave receiver	1	-	ns
		Slave transmitter (after enable edge) 2.7 V ≤ V _{DD} ≤ 3.6 V	-	11	
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.71 V ≤ V _{DD} ≤ 3.6 V	-	17	ns
		Slave transmitter (after enable edge) voltage range V2	-	20	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	10	-	ns



(** * * * * * * * * * * * * * * * * * *							
Symbol	nbol Parameter Conditions		Min	Max	Unit		
t _{v(SD_A_MT)}	Data output valid time	Master transmitter (after enable edge) 2.7 V \leq V _{DD} \leq 3.6 V	-	14	ns		
	Data output valid time	Master transmitter (after enable edge) 1.71 V \leq V _{DD} \leq 3.6 V	ı	21	113		
t _{h(SD A MT)}	Data output hold time	Master transmitter (after enable edge)	10	-	ns		

Table 94. SAI characteristics⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.





Figure 37. SAI master timing waveforms





CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx_TX and FDCANx_RX).

USB characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 95. USB electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	USB transceiver operating voltage		3.0 ⁽²⁾	-	3.6	V
t _{Crystal_less}	USB crystal less operation temperature		-15	-	85	°C
R _{PUI}	Embedded USB_DP pull-up v	Embedded USB_DP pull-up value during idle		1250	1500	Ω
R _{PUR}	Embedded USB_PD pull-up v	Embedded USB_PD pull-up value during reception		2300	3200	1 22
Z _{sDRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	Ω

^{1.} TA = -40 to 125 °C unless otherwise specified.

USART interface characteristics

Unless otherwise specified, the parameters given in *Table 96* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 96*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5 V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 96. USART electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CK}	USART clock frequency	Master mode	-	-	21	MHz
		Slave mode	-	-	22	IVII IZ
t _{su} (NSS)	NSS setup time	Slave mode	t _{ker} + 2	-	-	no
t _h (NSS)	NSS hold time	Slave mode	2	-	-	ns
t _w (CKH) t _w (CKL)	CK high and low time	Master mode	1/f _{ck} /2-1	1/f _{ck} /2	1/f _{ck} /2+1	ns
t _{su} (RX)	Data input setup time	Master mode	t _{ker} + 2	-	-	
'su(IVV)	Data input setup time	Slave mode	2	-	-	ne
4 (DV)	Data input hold time	Master mode	1	-	-	ns
t _h (RX)	Data input hold time	Slave mode	0.5	-	-	



^{2.} The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.

^{3.} Guarantee by design.

No external termination series resistors are required on USB_PD (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+ (T)()	Data output valid time	Master mode	-	0.5	1.5	
t _v (TX)		Slave mode	-	10	22	no
+ (DV)	Data output hold time	Master mode	0	-	-	ns
t _h (RX)		Slave mode	7	-	-	

Table 96. USART electrical characteristics⁽¹⁾ (continued)

5.3.28 FSMC characteristics

Unless otherwise specified, the parameters given in *Table 97* to *Table 110* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 17*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 39 through Figure 42 represent asynchronous waveforms and Table 97 through Table 104 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataHoldTime = 0x1
- ByteLaneSetup = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.

^{1.} Based on characterization, not tested in production.




Figure 39. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

Table 97. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3 T _{HCLK} - 0.5	3T _{HCLK} + 1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	1	
t _{w(NOE)}	FMC_NOE low time	2 T _{HCLK} - 0.5	2 T _{HCLK} + 1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	T _{HCLK}	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	2 T _{HCLK} - 1	-	ns
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{HCLK} + 20	-	113
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	20	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	1.5	
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} + 8	

^{1.} CL = 30 pF.

Table 98. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	-	8 T _{HCLK} + 1	
t _{w(NOE)}	FMC_NWE low time	7 T _{HCLK} - 1	7 T _{HCLK} + 0.5	
t _{w(NWAIT)}	FMC_NWAIT low time	T _{HCLK}	-	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5 T _{HCLK} + 17	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4 T _{HCLK} + 17	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 40. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Table 99. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3 T _{HCLK} - 0.5	3 T _{HCLK} + 1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{HCLK} - 0.5	T _{HCLK} + 1	
t _{w(NWE)}	FMC_NWE low time	T _{HCLK} -2	T _{HCLK} + 1	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{HCLK} - 0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	T _{HCLK} - 1	-	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0	115
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{HCLK} + 0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	T _{HCLK} + 2	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{HCLK} + 6	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	1.5	
t _{w(NADV)}	FMC_NADV low time	-	T _{HCLK} + 0.5	

^{1.} CL = 30 pF.


^{2.} Guaranteed by characterization results.

Table 100. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings $^{(1)(2)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9 T _{HCLK} - 1	9 T _{HCLK} + 1	
t _{w(NWE)}	FMC_NWE low time	6 T _{HCLK} - 1	6 T _{HCLK} + 1	no
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	7 T _{HCLK} + 17	-	ns
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	7 T _{HCLK} + 17	-	

^{1.} CL = 30 pF.

Figure 41. Asynchronous multiplexed PSRAM/NOR read waveforms



^{2.} Guaranteed by characterization results.

Table 101. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3 T _{HCLK} - 0.5	3 T _{HCLK} + 1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	1	
t _{w(NOE)}	FMC_NOE low time	2 T _{HCLK} - 0.5	2 T _{HCLK} + 0.5	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	T _{HCLK}	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	2	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0.5	1.5	
t _{w(NADV)}	FMC_NADV low time	T _{HCLK}	T _{HCLK} + 1.5	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{HCLK} - 0.3	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	Address hold until next read operation	-	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	T _{HCLK} + 20	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	20	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} CL = 30 pF.

Table 102. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8 T _{HCLK} - 1	8 T _{HCLK} + 1	
t _{w(NOE)}	FMC_NWE low time	7 T _{HCLK} - 1	7 T _{HCLK} + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5 T _{HCLK} + 17	-	113
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4 T _{HCLK} + 17	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.




Figure 42. Asynchronous multiplexed PSRAM/NOR write waveforms



Table 103. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3 T _{HCLK} - 0.5	3 T _{HCLK} + 1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	T _{HCLK} - 0.5	T _{HCLK} + 1	
t _{w(NWE)}	FMC_NWE low time	T _{HCLK} - 2	T _{HCLK} + 1	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	T _{HCLK} - 0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	1.5	
t _{w(NADV)}	FMC_NADV low time	T _{HCLK} + 0.5	T _{HCLK} + 1.5	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high	T _{HCLK} - 3	-	ns
t _{h(A_NWE)}	Address hold time after FMC_NWE high	Address hold until next write operation	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	T _{HCLK} - 0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	T _{HCLK} + 2	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	T _{HCLK} + 6	-	

^{1.} CL = 30 pF.

Table 104. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9 T _{HCLK} - 1	9 T _{HCLK} + 1	
t _{w(NWE)}	FMC_NWE low time 6 T _{HCLK} - 1			ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	7 T _{HCLK} + 17	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	5 T _{HCLK} + 17	-	

^{1.} CL = 30 pF.


^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 43 through Figure 46 represent synchronous waveforms and Table 105 through Table 108 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC_WriteBurst_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
- In all timing tables, the T_{HCLK} is the HCLK clock period. For 2.7 V \leq V_{DD} \leq 3.6 V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 54 MHz
- for CLKDIV = 0x0 at CL = 30 pF (on FMC_CLK). For 1.71 V \leq V_{DD} \leq 2.7 V, maximum FMC_CLK = 60 MHz for CLKDIV = 0x1 and 32 MHz for CLKDIV = 0x0 at CL= 20 pF (on FMC_CLK).



MS32757V1

Table 105. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	R*T _{HCLK} - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1.5	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	3.5	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	4	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	2	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	4	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	1.5	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{3.} Clock ratio R = (HCLK period /FMC_CLK period).




Figure 44. Synchronous multiplexed PSRAM write timings



Table 106. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	R*T _{HCLK} - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1.5	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	3.5	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	4	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	2	no
t _{d(CLKH-NWEH)}	FMC_CLK high to FMC_NWE high	R*T _{HCLK} /2 + 1	-	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	1	-	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	R*T _{HCLK} /2 + 1.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	1.5	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{3.} Clock ratio R = (HCLK period /FMC_CLK period).




Figure 45. Synchronous non-multiplexed NOR/PSRAM read timings

Table 107. Synchronous non-multiplexed NOR/PSRAM read timings $^{(1)(2)(3)}$

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	R*T _{HCLK} - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	1.5	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	R*T _{HCLK} /2 + 1	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	2.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	3.5	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	4	ns
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	R*T _{HCLK} /2+- 1	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	R*T _{HCLK} /2 + 1	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	2	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	4	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	1.5	-	ne
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	4	-	ns

 $t_{\text{d(CLKH-NBLH)}} \rightarrow$

th(CLKH-NWAITV)

1. CL = 30 pF.

FMC_NWAIT

FMC_NBL

(WAITCFG = 0b, WAITPOL + 0b)

- 2. Guaranteed by characterization results.
- 3. Clock ratio R = (HCLK period /FMC_CLK period).

tw(CLK) FMC_CLK $t_{d(CLKL-NExL)}$ Data latency = 0 FMC_NEx $t_{d(CLKL-NADVL)}$ t_{d(CLKL}-NADVH) FMC_NADV t_{d(¢LKH-AIV)} → FMC_A[25:0] - t_{d(CLKL}-NWEL) t_{d(CLKH-NWEH)} → FMC_NWE t_{d(CLKL-Data)} t_{d(CLKL-Data)} FMC_D[15:0] D1 D2

t_{su(NWAITV-CLKH)}

Figure 46. Synchronous non-multiplexed PSRAM write timings

MSv38002V2

Symbol Parameter Min Max Unit FMC CLK period R*T_{HCLK} - 0.5 t_{w(CLK)} FMC CLK low to FMC NEx low (x=0..2) 1.5 t_{d(CLKL-NExL)} FMC CLK high to FMC NEx high (x= 0...2) $R*T_{HCLK}/2 + 1$ t_d(CLKH-NExH) FMC CLK low to FMC NADV low 2.5 t_{d(CLKL-NADVL)} FMC_CLK low to FMC_NADV high 3.5 t_d(CLKL-NADVH) FMC_CLK low to FMC_Ax valid (x=16...25) 4 t_{d(CLKL-AV)} FMC CLK high to FMC Ax invalid (x=16...25) $R*T_{HCLK}/2 + 1$ t_{d(CLKH-AIV)} ns FMC_CLK low to FMC_NWE low 2 t_{d(CLKL-NWEL)} FMC CLK high to FMC NWE high $R*T_{HCLK}/2 + 1$ t_{d(CLKH-NWEH)}

3

 $R*T_{HCLK}/2 + 1.5$

1.5

4

FMC_D[15:0] valid data after FMC_CLK low

FMC NWAIT valid before FMC CLK high

FMC_NWAIT valid after FMC_CLK high

FMC CLK low to FMC NBL low

FMC_CLK high to FMC_NBL high

Table 108. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

t_{d(CLKL-Data)}

t_{d(CLKL-NBLL)}

t_{d(CLKH-NBLH)}

t_{su(NWAIT-CLKH)}

t_{h(CLKH-NWAIT)}

NAND controller waveforms and timings

Figure 47 through Figure 50 represent synchronous waveforms, and Table 109 and Table 110 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC WaitSetupTime = 0x03
- COM.FMC_HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC SetupTime = 0x01
- ATT.FMC WaitSetupTime = 0x03
- ATT.FMC HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC Bank NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC ECC Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{HCLK} is the HCLK clock period.

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{3.} Clock ratio R = (HCLK period /FMC_CLK period).

FMC_NCEX

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE


FMC_NOE (NRE)

Th(NOE-ALE)

FMC_D[15:0]

MSv38003V1

Figure 47. NAND controller waveforms for read access







Figure 49. NAND controller waveforms for common memory read access






Figure 50. NAND controller waveforms for common memory write access

Table 109. Switching characteristics for NAND Flash read cycles⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
T _{w(N0E)}	FMC_NOE low width	4 T _{HCLK} - 1	4 T _{HCLK}	
T _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	19	-	
T _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
T _{d(NCE-NOE)}	FMC_NCE valid before FMC_NOE low	-	3 T _{HCLK}	
T _{h(NOE-ALE)}	FMC_NOE high to FMC_ALE invalid	3 T _{HCLK}	-	

^{1.} CL = 30 pF.

Table 110. Switching characteristics for NAND Flash write cycles⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
T _{w(NWE)}	FMC_NWE low width	4 T _{HCLK} -1	4 T _{HCLK}	
$T_{v(NWE-D)}$	FMC_NWE low to FMC_D[15-0] valid	0	-	
T _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	3 T _{HCLK} - 1	-	ns
$T_{d(D-NWE)}$	FMC_D[15-0] valid before FMC_NWE high	5 T _{HCLK}	-	113
T _{d(NCE_NWE)}	FMC_NCE valid before FMC_NWE low	-	3 T _{HCLK}	
T _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	3 T _{HCLK}	-	

^{1.} CL = 30 pF.

^{2.} Guaranteed by characterization results.

^{2.} Guaranteed by characterization results.

5.3.29 QUADSPI characteristics

Unless otherwise specified, the parameters given in *Table 111* and *Table 112* for Quad SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 111. Quad SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F(QCK)	$\begin{array}{c} 1.71 < V_{DD} < \\ C_{LOAD} = 15 \\ \end{array}$ Quad SPI clock Voltage Ran		-	-	50	MHz
r(QON)	frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 2	-	-	110	IVII IZ
t _{w(CKH)}	Quad SPI clock high	PRESCALER [7:0]	t _(CK) /2-0.5	-	t _(CK) /2+1	
t _{w(CKL)}	and low time Even division	n =0,1, 3, 5	t _(CK) /2-1	-	t _(CK) /2+0.5	
t _{w(CKH)}	Quad SPI clock high	PRESCALER [7:0]	(n/2)*t _(CK) /(n+1) - 0.5	-	(n/2)*t _(CK) /(n+1) + 1	
t _{w(CKL)}	and low time Odd division	n =2,4, 6, 8	(n/2+1)*t _(CK) /(n+1) - 1	-	(n/2+1)*t(_{CK)} /(n+1) +0.5	no
t _{s(IN)}	Data input setup time	1.71 < V _{DD} < 3.6 V	1	-	-	ns
t _{h(IN)}	Data input hold time	1.71 < V _{DD} < 3.6 V	5	-	-	
t _{v(OUT)}	Data output valid time	1.71 < V _{DD} < 3.6 V	-	1	1.5	
t _{h(OUT)}	Data output hold time	1.71 < V _{DD} < 3.6 V	0.5	-	-	

^{1.} Guaranteed by characterization results.

Table 112. QUADSPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
E(OCK)	Quad SPI clock frequency	1.71 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	ı	50	MHz
T (QCIV)		1.71 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 2	-	-	70	IVIIIZ




Table 112. QUADSPI characteristics in DDR mode⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{w(CKH)}	Quad SPI clock high	PRESCALER [7:0]	t _(CK) /2	-	t _(CK) /2+1	
$t_{w(CKL)}$	and low time Even division	n =0,1, 3, 5	t _(CK) /2-1	-	t _(CK) /2	
t _{w(CKH)}	Quad SPI clock high and low time	PRESCALER [7:0]	(n/2)*t _(CK) /(n+1)	-	$(n/2)*t_{(CK)}/(n+1) + 1$	
$t_{w(CKL)}$	Odd division	n =2,4, 6, 8	(n/2+1)*t _(CK) /(n+1) - 1	-	$(n/2+1)*t(_{CK)}/(n+1)$	
t _{sr(IN)}	Data input setup time on rising edge	1.71 < V _{DD} < 3.6 V	1	-	-	
t _{sf(IN)}	Data input setup time on falling edge	1.71 < V _{DD} < 3.6 V	1	-	-	
t _{hr(IN)}	Data input hold time on rising edge	1.71 < V _{DD} < 3.6 V	6	-	-	
t _{hf(IN)}	Data input hold time on falling edge	1.71 < V _{DD} < 3.6 V	5	-	-	
	Data output valid time on	1.71 < V _{DD} < 3.6 V DHHC = 0		7.5	8	ns
t _{vr(OUT)}	rising edge	ing edge 1.71 < V _{DD} < 3.6 V DHHC = 1	Thclk/2 +1	Thclk/2+1.5		
4	Data output valid time	1.71 < V _{DD} < 3.6 V DHHC = 0		7	10	
t _{vf(OUT)}	Data output valid time	1.71 < V _{DD} < 3.6 V DHHC = 1	-	Thclk/2 +1	Thclk/2+2	
4	Data output hold time on	1.71 < V _{DD} < 3.6 V DHHC = 0	2	-	-	
t _{hr(OUT)}	rising edge	1.71 < V _{DD} < 3.6 V DHHC = 1	Thclk/2+ 0.5	-	-	
t	Data output hold time on	1.71 < V _{DD} < 3.6 V DHHC = 0	3	-	-	
t _{hf(OUT)}	falling edge	1.71 < V _{DD} < 3.6 V DHHC = 1	Thclk/2+0.5	-	-	

^{1.} Guaranteed by characterization results.

Figure 51. Quad SPI timing diagram - SDR mode






Figure 52. Quad SPI timing diagram - DDR mode

5.3.30 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

Table 113. UCPD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	UCPD operating supply voltage	Sink mode only	3.0	3.3	3.6	V
		Sink and source mode	3.135	3.3	3.465	V


Package information STM32G484xE

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 WLCSP81 package information

WLCSP81 is a 81-ball, 4.02x4.27 mm, 0.4 mm pitch wafer level chip scale package.



- 1. Drawing is not to scale.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.

Table 114. WLCSP81 - mechanical data

	millimeters			inches ⁽¹⁾			
Symbol	millimeters			Inches\"			
	Min	Тур	Max	Min	Тур	Max	
A ⁽²⁾	-	-	0.59	-	-	0.023	
A1	-	0.18	-	-	0.007	-	
A2	-	0.38	-	-	0.015	-	
A3	-	0.025	-	-	0.001	-	
b	0.22	0.25	0.28	0.009	0.010	0.011	
D	4.00	4.02	4.04	0.157	0.158	0.159	
Е	4.25	4.27	4.29	0.167	0.168	0.169	
е	-	0.40	-	-	0.016	-	
e1	-	3.20	-	-	0.126	-	
e2	-	3.20	-	-	0.126	-	
F ⁽³⁾	-	0.410	-	-	0.016	-	
G ⁽³⁾	-	0.535	-	-	0.021	-	
aaa	-	-	0.10	-	-	0.004	
bbb	-	-	0.10	-	-	0.004	
ccc	-	-	0.10	-	-	0.004	
ddd	-	-	0.05	-	-	0.002	
eee	-	-	0.05	-	-	0.002	

- 1. Values in inches are converted from mm and rounded to 3 decimal digits.
- 2. The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal and tolerances values of A1 and A2.
- 3. Calculated dimensions are rounded to the 3rd decimal place

Dpad

Figure 54. WLCSP81 - recommended footprint

B068_WLCSP81_DIE469_FP_V1

Package information STM32G484xE

Table 115. WLCSP81 - recommended PCB design rules

Dimension	Recommended values			
Pitch	0.4 mm			
Dpad	0,225 mm			
Dsm	0.290 mm typ. (depends on soldermask registration tolerance)			
Stencil opening	0.250 mm			
Stencil thickness	0.100 mm			

6.2 UFQFPN48 package information

UFQFPN48 is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.




Figure 55. UFQFPN48 - outline

- Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Package information STM32G484xE

Table 116. UFQFPN48 - mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

212/238

UFQFPN48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 57. UFQFPN48 top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

Package information STM32G484xE

6.3 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 58. LQFP48 - outline

1. Drawing is not to scale.



Table 117. LQFP48 - mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Package information STM32G484xE




Figure 59. LQFP48 - recommended footprint

1. Dimensions are expressed in millimeters.

LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 60. LQFP48 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.4 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 61. LQFP64 - outline

1. Drawing is not to scale.

Table 118. LQFP64 - mechanical data

Table 110. Eq. 1 04 modification acta						
Comple of		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
Е	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

inches⁽¹⁾ millimeters **Symbol** Min Тур Max Min Тур Max 7.500 0.2953 E3 0.500 0.0197 е 0° 7° 0° 7° K 3.5° 3.5° L 0.450 0.600 0.750 0.0177 0.0236 0.0295

0.0394

0.0031

Table 118. LQFP64 - mechanical data (continued)

1.000

L1

CCC

Figure 62. LQFP64 - recommended footprint 12.7 10.3 -10.3 12.7 ai14909c

0.080

1. Dimensions are expressed in millimeters.

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 63. LQFP64 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



6.5 LQFP80 package information

LQFP80 is a 80-pin, 12 x 12 mm low-profile quad flat package.

SEATING PLANE
C

OCC C

D

OCS mm

GAUGE PLANE

OCC C

D

OCS MM

GAUGE PLANE

OCC C

D

OCS MM

GAUGE PLANE

OCC C

OCC

Figure 64. LQFP80 - outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

inches⁽¹⁾ **Millimeters Symbol** Min Max Min Max Тур Typ Α 1.600 0.0630 Α1 0.050 0.150 0.0020 0.0059 A2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 С 0.090 0.200 0.0035 0.0079

Table 119. LQFP80 - mechanical data

Symbol	Millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
D	-	14.000	-	-	0.5512	-
D1	-	12.000	-	-	0.4724	-
D2	-	9.500	-	-	0.3740	-
Е	-	14.000	-	-	0.5512	-
E1	-	12.000	-	-	0.4724	-
E3	-	9.500	-	-	0.3740	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
k	0.0°	-	7.0°	0.0°	-	7.0°

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

TFBGA100 package information 6.6

TFBGA is a 100-ball, 8 x 8 mm, 0.8 mm pitch fine pitch ball grid array package




Figure 66. TFBGA100 - outline

Table 120. TFBGA100 - mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.100	-	-	0.0433
A1	0.150	-	-	0.0059	-	-
A2	-	0.760	-	-	0.0299	-
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	7.850	8.000	8.150	0.3091	0.3150	0.3209
D1	-	7.200	-	-	0.2835	-
E	7.850	8.000	8.150	0.3091	0.3150	0.3209
E1	-	7.200	-	-	0.2835	-
е	-	0.800	-	-	0.0315	-
F	-	0.400	-	-	0.0157	-
G	-	0.400	-	-	0.0157	-
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 67. TFBGA100 - recommended footprint




Table 121. TFBGA100 - recommended PCB design rules

Dimension	Recommended values
Pitch	0.8
Dpad	0.400 mm
	0.470 mm typ. (depends on the soldermask registration tolerance)

224/238 DS12983 Rev 2

Table 121. TFBGA100 - recommended PCB design rules (continued)

Dimension	Recommended values
Stencil opening	0.400 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

6.7 LQFP100 package information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.




Figure 68. LQFP100 - outline

1. Drawing is not to scale.

Table 122. LQPF100 - mechanical data

Cumbal		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-

rabio 1221 24: 1 100 mobilamour data (continuou)						
Complete	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

Table 122. LQPF100 - mechanical data (continued)

Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 69. LQFP100 - recommended footprint

1. Dimensions are expressed in millimeters.

LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 70. LQFP100 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



LQFP128 package information 6.8

LQFP is a 128-pin, 14 x 14 mm low-profile quad flat package




Figure 71. LQFP128 - outline

1. Drawing is not to scale.

Table 123. LQFP128 - mechanical data

Symbol		Millimeters			Inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.130	0.180	0.230	0.0051	0.0071	0.0091

Table 123. LQFP128 - mechanical data (continued)

Sumbal	Millimeters			Inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.400	-	-	0.4882	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.400	-	-	0.4882	-
е	-	0.400	-	-	0.0157	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

LQFP128 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 72. LQFP128 top view example

^{1.} Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.9 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max = Σ ($V_{OL} \times I_{OL}$) + Σ (($V_{DDIOx} - V_{OH}$) × I_{OH}),

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 124. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LQFP128 - 14 × 14 mm	43.0	
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm	46.2	
	Thermal resistance junction-ambient LQFP80 - 12 × 12 mm	TBD	
Θ_{JA}	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm	47.9	°C/W
JA	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	55.2	C/VV
	Thermal resistance junction-ambient TFBGA100 - 8 × 8 mm	30.8	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	26.8	
	Thermal resistance junction-ambient WLCSP81 - 4.02 X 4.27 mm	45	

DS12983 Rev 2 232/238



STM32G484xE Package information

Table 124. Package thermal characteristics (continued)

Symbol	Parameter	Value	Unit
	Thermal resistance junction-case LQFP128 - 14 × 14 mm	7.0	
۵	Thermal resistance junction-case LQFP100 - 14 × 14 mm	8.3	
	Thermal resistance junction-case LQFP80 - 12 × 12 mm	TBD	
	Thermal resistance junction-case LQFP64 - 10 × 10 mm	8.0	°C/W
Θ_{JC}	Thermal resistance junction-case LQFP48 - 7 × 7 mm	9.6	J C/VV
	Thermal resistance junction-case TFBGA100 - 8 × 8 mm	13	
	Thermal resistance junction-case UFQFPN48 - 7 × 7 mm	2 ⁽¹⁾ 7.5	
	Thermal resistance junction-case WLCSP81 - 4.02 X 4.27 mm	1.46	
	Thermal resistance junction-board LQFP128 - 14 × 14 mm	19.9	
	Thermal resistance junction-board LQFP100 - 14 × 14 mm	22.9	
	Thermal resistance junction-board LQFP80 - 12 × 12 mm	TBD	
Θ	Thermal resistance junction-board LQFP64 - 10 × 10 mm	21.8	°C/W
Θ_{JB}	Thermal resistance junction-board LQFP48 - 7 × 7 mm	24.3	- C/VV
	Thermal resistance junction-board TFBGA100 - 8 × 8 mm	13.42	
	Thermal resistance junction-board UFQFPN48 - 7 × 7 mm	11	
	Thermal resistance junction-board WLCSP81 - 4.02 X 4.27 mm	27.45	

^{1.} Thermal resistance junction-case where the case is the bottom thermal pad on the UFQFPN package.

6.9.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

6.9.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 7: Ordering information*.



DS12983 Rev 2 233/238

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G484xE at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in T_{Jmax} is calculated as follows:

For LQFP100, 42 °C/W

$$T_{\text{lmax}} = 82 \, ^{\circ}\text{C} + (42 \, ^{\circ}\text{C/W} \times 447 \, \text{mW}) = 82 \, ^{\circ}\text{C} + 18.774 \, ^{\circ}\text{C} = 100.774 \, ^{\circ}\text{C}$$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C) see Section 7: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 7: Ordering information).

Note:

With this given P_{Dmax} we can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \ mW) = 105-18.774 = 86.226 ^{\circ}C
Suffix 3: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \ mW) = 130-18.774 = 111.226 ^{\circ}C
```

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in T_{Jmax} is calculated as follows:

For LQFP100, 42 °C/W

 T_{Jmax} = 100 °C + (42 °C/W × 134 mW) = 100 °C + 5.628 °C = 105.628 °C

This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 3 (see Section 7: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.



DS12983 Rev 2 235/238

Ordering information STM32G484xE

7 Ordering information

STM32 G Example: 484 **Device family** STM32 = Arm-based 32-bit microcontroller **Product type** G = General-purpose **Sub-family** 484 = STM32G484xE Pin count C = 48 pinsR = 64 pins M = 80 pins, 81 pins V = 100 pins Q = 128 pins Code size E = 512 Kbyte **Package** H = TFBGA

Table 125. Ordering information

Temperature range

6 = Industrial temperature range, - 40 to 85 °C (105 °C junction)

3 = Industrial temperature range, - 40 to 125 °C (130 °C junction)

Options

T = LQFP U = UFQFPNY = WLCSP

xxx = programmed parts

TR = tape and reel

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.

236/238 DS12983 Rev 2

STM32G484xE Revision history

8 Revision history

Table 126. Document revision history

Date	Revision	Changes
08-May-2019	1	Initial release.
16-Dec-2019	2	Updated: - Features, Section 2: Description, Section 3.6: Multi-AHB bus matrix, Section 3.22: Operational amplifier (OPAMP), Section 3.25.2: Advanced motor control timer (TIM1, TIM8, TIM20)
		 Table 2: STM32G484xE features and peripheral counts, Table 7: Timer feature comparison, Table 38: Peripheral current consumption, Table 17: General operating conditions, Table 69: ADC characteristics, Table 70: Maximum ADC RAIN, Table 78: DAC 1MSPS accuracy, Table 121: TFBGA100 - recommended PCB design rules, Table 124: Package thermal characteristics, Table 125: Ordering information
		- Figure 2: Multi-AHB bus matrix
		Added:
		 Section 3.39: Quad SPI memory interface (QUADSPI), Section 5.3.29: QUADSPI characteristics,
		 Table 74: ADC accuracy (Multiple ADCs operation) - limited test conditions 1, Table 75: ADC accuracy (Multiple ADCs operation) - limited test conditions 2, Table 76: ADC accuracy (Multiple ADCs operation) - limited test conditions 3 Figure 57: UFQFPN48 top view example, Figure 60: LQFP48 top view example, Figure 70: LQFP100 top view example, Figure 72: LQFP128 top view example.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

238/238 DS12983 Rev 2