This module contains the central processing unit of the computer system. Also on the board there are: 4 MHz clock logic

Reset logic

Memory bank logic

Pin description:

AØ - A15 tri state, output. System address bus, a buffered Z-8Ø A bus

DØ - D7 tri state, bidirectional. System data bus, a buffered Z-8Ø A bus

BSØ - BS3 output, tri state. Bank select lines. Select one of 16 memory banks. Writing to I/O port ØFFH changes the bank select digit. BUSAK will float these lines.

TORQ tri statem output. Buffered Z-8Ø A line
tri state, output. Buffered Z-8Ø A line
output. Buffered Z-8Ø A line
input, open drain. Z-8Ø A line. Unbuffered!

BUSAK input, open drain. Z-80 A line. Unbuffered !

BUSAK output. Buffered Z-80 A line. Floats all

tri state outputs.

Output. Buffered Z-8Ø A line. Lights LED output. Buffered Z-8Ø A line.

RESIN input. Buffered Z Z-80 A reset line. Open drain output. Affected by RESIN or reset switch.

RESET output. Affected by RESIN or reset switch.

input, open drain. Z-8Ø A line. Unbuffered!

input, open drain. Z-8Ø A line. Unbuffered!

input, open drain. Z-8Ø A line. Unbuffered!

output. Interrupt acknowledge. Buffered.

INTA output. Interrupt acknowledge. Buffered.

Active, if both \overline{M} and \overline{IORQ} are active.

WAIT input, open drain. Z-8Ø A line. Unbuffered!

CLCK output. 4MHz system clock. Buffered.

Power-on: An automatic reset signal is generated when the power is turned on. The bank select lines are switched to Ø on reset. They are also switched to Ø on INTA and the first time M1 goes low after an NMI.

Still Problems with Power on