

C P U MODULE C

This module contains the central processing unit of the computer system. Also on the board there are: 4 MHz clock logic
Reset logic
Memory bank logic

Pin description:

A0 - A15	tri state, output. System address bus, a buffered Z-80 A bus
D0 - D7	tri state, bidirectional. System data bus, a buffered Z-80 A bus
BS0 - BS3	output, tri state. Bank select lines. Select one of 16 memory banks. Writing to I/O port 0FFH changes the bank select digit. <u>BUSAK</u> will float these lines.
<u>MREQ</u>	tri state, output. Buffered Z-80 A line
<u>IORQ</u>	tri state, output. Buffered Z-80 A line
<u>RD</u>	tri state, output. Buffered Z-80 A line
<u>WR</u>	tri state, output. Buffered Z-80 A line
<u>M1</u>	output. Buffered Z-80 A line
<u>BUSRQ</u>	input, open drain. Z-80 A line. Unbuffered !
<u>BUSAK</u>	output. Buffered Z-80 A line. Floats all tri state outputs.
<u>HALT</u>	output. Buffered Z-80 A line. Lights LED
<u>RFSH</u>	output. Buffered Z-80 A line.
<u>RESIN</u>	input. Buffered Z-80 A reset line. Open drain
<u>RESET</u>	output. Affected by <u>RESIN</u> or reset switch.
<u>RESET</u>	output. Affected by <u>RESIN</u> or reset switch.
<u>INT</u>	input, open drain. Z-80 A line. Unbuffered !
<u>NMI</u>	input, open drain. Z-80 A line. Unbuffered !
<u>INTA</u>	output. Interrupt acknowledge. Buffered. Active, if both <u>M1</u> and <u>IORQ</u> are active.
<u>WAIT</u>	input, open drain. Z-80 A line. Unbuffered !
<u>CLK</u>	output. 4MHz system clock. Buffered.

Power-on: An automatic reset signal is generated when the power is turned on. The bank select lines are switched to 0 on reset. They are also switched to 0 on INTA and the first time M1 goes low after an NMI.

Still Problems with Power-On Reset