
 <b>Marwadi University</b> <small>Marwadi Chandarana Group</small> 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

### **Experiment-10**

**AIM: To Study 8255 Programmable Peripheral Interface.**

#### **THEORY:**

The parallel input-output port chip 8255 is also called as programmable *peripheral input-output port*. The Intel's 8255 is designed for use with Intel's 8-bit, 16-bit and higher capability microprocessors. It has 24 input/output lines which may be individually programmed in two groups of twelve lines each, or three groups of eight lines.


The two groups of I/O pins are named as Group A and Group B. Each of these two groups contains a subgroup of eight I/O lines called as 8-bit port and another subgroup of four lines or a 4-bit port. Thus Group A contains an 8-bit port A along with a 4-bit port C upper.

The port A lines are identified by symbols PA0-PA7 while the port C lines are identified as PC4-PC7. Similarly, Group B contains an 8-bit port B, containing lines PB0-PB7 and a 4-bit port C with lower bits PC0- PC3. The port C upper and port C lower can be used in combination as an 8-bit port C.


Both the ports C are assigned the same address. Thus one may have either three 8-bit I/O ports or two 8-bit and two 4-bit ports from 8255. All of these ports can function independently either as input or as output ports. This can be achieved by programming the bits of an internal register of 8255 called as control word register (CWR).

#### **PIN-DIAGRAM**

- **PA7-PA0:** These are eight port A lines that acts as either latched output or buffered input lines depending upon the control word loaded into the control word register.
- **PC7-PC4:** Upper nibble of port C lines. They may act as either output latches or input buffers lines.
- This port also can be used for generation of handshake lines in mode 1 or mode 2.

 <b>Marwadi University</b> Marwadi Chandarana Group	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

- **PC3-PC0:** These are the lower port C lines. Other details are the same as PC7-PC4 lines.
- **PB0-PB7:** These are the eight port B lines which are used as latched output lines or buffered input lines in the same way as port A.



8255A Pin Configuration

#### • RD



This is the input line driven by the microprocessor and should be low to indicate read operation to 8255.

#### • WR

This is an input line driven by the microprocessor. A low on this line indicates write operation.


#### • CS



This is a chip select line. If this line goes low, it enables the 8255 to respond to RD and WR signals, otherwise RD and WR signal are neglected.

 <b>Marwadi University</b> Marwadi Chandarana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>


- **A1-A0:** These are the address input lines and are driven by the microprocessor. These lines A1-A0 with RD, WR and CS from the following operations for 8255. These address lines are used for addressing any one of the four registers, i.e. three ports and a control word register as given in table below.
- In case of 8086 systems, if the 8255 is to be interfaced with lower order data bus, the A0 and A1 pins of 8255 are connected with A1 and A2 respectively.
- **D0-D7:** These are the data bus lines those carry data or control word to/from the microprocessor.
- **RESET:** A logic high on this line clears the control word register of 8255. All ports are set as input ports by default after reset.

### **BLOCK DIAGRAM**





 <b>Marwadi University</b> Marwadi Chanderana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

### CONTROL-WORD FORMAT OF 8255



**Mode 1: (Strobed input/output mode):** In this mode the handshaking control the input and output action of the specified port. Port C lines PC0-PC2, provide strobe or handshake lines for port B. This group which includes port B and PC0-PC2 is called as group B for Strobed data input/output. Port C lines PC3-PC5 provide strobe lines for port A. This group includes port A and PC3-PC5 from group A. Thus port C is utilized for generating handshake signals. The salient features of mode 1 are listed as follows:

1. Two groups – group A and group B are available for strobed data transfer.
2. Each group contains one 8-bit data I/O port and one 4-bit control/data port.
3. The 8-bit data port can be either used as input and output port. The inputs and outputs both are latched.
4. Out of 8-bit port C, PC0-PC2 are used to generate control signals for port B and PC3-PC5 are used to generate control signals for port A. the lines PC6, PC7 may be used as independent data lines.



 <b>Marwadi University</b> <small>Marwadi Chandarana Group</small> 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

- The control signals for both the groups in input and output modes are explained as follows:

***Input control signal definitions (mode 1):***

- **STB** (Strobe input) – If this line falls to logic low level, the data available at 8-bit input port is loaded into input latches.
- **IBF** (Input buffer full) – If this signal rises to logic 1, it indicates that data has been loaded into latches, i.e. it works as an acknowledgement. IBF is set by a low on STB and is reset by the rising edge of RD input.
- **INTR** (Interrupt request) – This active high output signal can be used to interrupt the CPU whenever an input device requests the service. INTR is set by a high STB pin and a high at IBF pin. INTE is an internal flag that can be controlled by the bit set/reset mode of either PC4(INTEA) or PC2(INTEB) as shown in fig.

INTR is reset by a falling edge of RD input. Thus an external input device can be request the service of the processor by putting the data on the bus and sending the strobe signal.


 <b>Marwadi University</b> Marwadi Chandarana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

### Input control signal definitions in Mode 1

1	0	1	0	1/0	X	X	X
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>



1	X	X	X	X	1	1	X
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

1 - Input  
0 - Output  
For PC<sub>6</sub> - PC<sub>7</sub>




### Output control signal definitions (mode 1):

- **OBF** (Output buffer full) – This status signal, whenever falls to low, indicates that CPU has written data to the specified output port. The OBF flip-flop will be set by a rising edge of WR signal and reset by a low going edge at the ACK input.
- **ACK** (Acknowledge input) – ACK signal acts as an acknowledgement to be given by an output device. ACK signal, whenever low, informs the CPU that the data transferred by the CPU to the output device through the port is received by the output device.
- **INTR** (Interrupt request) – Thus an output signal that can be used to interrupt the CPU when an output device acknowledges the data received from the CPU. INTR is set when ACK, OBF and INTE are 1. It is reset by a falling edge on WR input. The INTEA and INTEB flags are controlled by the bit set-reset mode of PC6 and PC2 respectively.



 <b>Marwadi University</b> Marwadi Chandarana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

#### Output control signal definitions Mode 1



**Mode 2 (Strobed bidirectional I/O):** This mode of operation of 8255 is also called as strobed bidirectional I/O. This mode of operation provides 8255 with additional features for communicating with a peripheral device on an 8-bit data bus. Handshaking signals are provided to maintain proper data flow and synchronization between the data transmitter and receiver. The interrupt generation and other functions are similar to mode 1.

- In this mode, 8255 is a bidirectional 8-bit port with handshake signals. The Rd and WR signals decide whether the 8255 is going to operate as an input port or output port.
- The Salient features of Mode 2 of 8255 are listed as follows:
  1. The single 8-bit port in group A is available.
  2. The 8-bit port is bidirectional and additionally a 5-bit control port is available.
  3. Three I/O lines are available at port C.(PC2 – PC0)
  4. Inputs and outputs are both latched.

 <b>Marwadi University</b> <small>Marwadi Chandarana Group</small> 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

5. The 5-bit control port C (PC3-PC7) is used for generating / accepting handshake signals for the 8-bit data transfer on port A.



• ***Control signal definitions in mode 2:***

- **INTR** – (Interrupt request) As in mode 1, this control signal is active high and is used to interrupt the microprocessor to ask for transfer of the next data byte to/from it. This signal is used for input (read) as well as output (write) operations.


***Control Signals for Output operations:***

- **OBF** (Output buffer full): This signal, when falls to low level, indicates that the CPU has written data to port A.
- **ACK** (Acknowledge): This control input, when falls to logic low level, acknowledges that the previous data byte is received by the destination and next byte may be sent by the processor. This signal enables the internal tristate buffers to send the next data byte on port A.
- **INTE1** (A flag associated with OBF): This can be controlled by bit set/reset mode with PC6.





 <b>Marwadi University</b> Marwadi Chandarana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>


#### Output control signal definitions Mode 1





#### Control signals for input operations:



- **STB** (Strobe input): A low on this line is used to strobe in the data into the input latches of 8255.
- **IBF** (Input buffer full): When the data is loaded into input buffer, this signal rises to logic '1'. This can be used as an acknowledgement that the data has been received by the receiver.
- The waveforms in fig show the operation in Mode 2 for output as well as input port.
- Note: WR must occur before ACK and STB must be activated before RD

 <b>Marwadi University</b> Marwadi Chandarana Group 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>



- Note: WR must occur before ACK and STB must be activated before RD.



 <b>Marwadi University</b> <small>Marwadi Chanderana Group</small> 	<b>Marwadi University</b> <b>Department of Computer Engineering</b>	
<b>Subject: Fundamental of Processors (01CE0509)</b>	<b>Aim: To Study 8255 Programmable Peripheral Interface.</b>	
<b>Experiment No:10</b>	<b>Date:</b>	<b>Enrolment No:92201703058</b>

**Conclusion:** In this experiment I have studied