Marwadi University Marwadi Chandarana Group	Marwadi University Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058

### **Experiment-11**

AIM: To Study 8259 Programmable Interrupt Controller.


**APPARATUS:** Dyna-8085 trainer kit, 8259 peripheral kit, SMPS.

#### THEORY:

For applications where we have interrupts from multiple source, we use an external device called a *priority interrupt controller* (PIC) to the interrupt signals into a single interrupt input on the processor.

# Architecture and Signal Descriptions of 8259A

• The architectural block diagram of 8259A is shown in fig1. The functional explication of each block is given in the following text in brief.



• Interrupt Request Register (RR): The interrupts at IRQ input lines are handled by Interrupt Request internally. IRR stores all the interrupt request in it in order to serve them one by one on the priority basis.

Marwadi Chanderena Group  NAAC University Merwadi Chanderena Group	Marwadi University Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058

- In-Service Register (ISR): This stores all the interrupt requests those are being served, i.e. ISR keeps a track of the requests being served.
- **Priority Resolver:** This unit determines the priorities of the interrupt requests appearing simultaneously. The highest priority is selected and stored into the corresponding bit of ISR during INTA pulse. The IRO has the highest priority while the IR7 has the lowest one, normally in fixed priority mode. The priorities however may be altered by programming the 8259A in rotating priority mode.
- Interrupt Mask Register (IMR): This register stores the bits required to mask the interrupt inputs. IMR operates on IRR at the direction of the Priority Resolver.
- Interrupt Control Logic: This block manages the interrupt and interrupt acknowledge signals to be sent to the CPU for serving one of the eight interrupt requests. This also accepts the interrupt acknowledge (INTA) signal from CPU that causes the 8259A to release vector address on to the data bus.
- Data Bus Buffer: This tristate bidirectional buffer interfaces internal 8259A bus to the microprocessor system data bus. Control words, status and vector information pass through data buffer during read or write operations.
- **Read/Write Control Logic**: This circuit accepts and decodes commands from the CPU. This block also allows the status of the 8259A to be transferred on to the data bus.
- Cascade Buffer/Comparator: This block stores and compares the ID's all the 8259A used in system. The three I/O pins CASO-2 are outputs when the 8259A is used as a master. The same pins act as inputs when the 8259A is in slave mode. The 8259A in master mode sends the ID of the interrupting slave device on these lines. The slave thus selected, will send its preprogrammed vector address on the data bus during the next INTA pulse.
- CS: This is an active-low chip select signal for enabling RD and WR operations of 8259A.
   INTA function is independent of CS.

Ū	Marwadi University Merwadi Chandarana Group	Marwadi University  Department of Computer Engineering	
	ubject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
	Experiment No: 11	Date:	Enrolment No:92201703021

### **PIN DIAGRAM**

CS	1		28	Vcc
WR	2		27	$\Lambda_0$
RD	3		26	INTA
<b>D</b> <sub>7</sub>	4		25	$IR_7$
D <sub>6</sub>	5		24	$IR_6$
D <sub>5</sub>	6		23	IR <sub>5</sub>
D <sub>4</sub>	7		22	$IR_4$
D <sub>3</sub>	8	8259A	21	$IR_3$
D <sub>2</sub>	9		20	$IR_2$
D <sub>1</sub>	10		19	$IR_1$
<b>D</b> <sub>0</sub>	11		18	IR <sub>0</sub>
CAS <sub>0</sub> —	12		17	INT
CAS <sub>1</sub>	13		16	SP / EN
GND	14		15	CAS <sub>2</sub>
L	1130	1 11 1 22 1 AX		

Fig: 8259 Pin Diagram

- WR: This pin is an active-low write enable input to 8259A. This enables it to accept command words from CPU.
- **RD**: This is an active-low read enable input to 8259A. A low on this line enables 8259A to release status onto the data bus of CPU.
- **D0-D7**: These pins from a bidirectional data bus that carries 8-bit data either to control word or from status word registers. This also carries interrupt vector information.
- CAS0 CAS2 Cascade Lines: A signal 8259A provides eight vectored interrupts. If more interrupts are required, the 8259A is used in cascade mode. In cascade mode, a master 8259A along with eight slaves 8259A can provide upto 64 vectored interrupt lines. These three lines act as select lines for addressing the slave 8259A.
- PS/EN: This pin is a dual purpose pin. When the chip is used in buffered mode, it can be used as buffered enable to control buffer transreceivers. If this is not used in buffered mode then the pin is used as input to designate whether the chip is used as a master (SP =1) or slave (EN = 0).

Marwadi University Merwadi Chanderana Group	Marwadi University  Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058


- INT: This pin goes high whenever a valid interrupt request is asserted. This is used to interrupt the CPU and is connected to the interrupt input of CPU.
- IR0 IR7 (Interrupt requests): These pins act as inputs to accept interrupt request to the CPU.

  In edge triggered mode, an interrupt service is requested by raising an IR pin from a low to a high state and holding it high until it is acknowledged, and just by latching it to high level, if used in level triggered mode.
  - INTA (Interrupt acknowledge): This pin is an input used to strobe-in 8259A interrupt vector data on to the data bus. In conjunction with CS, WR and RD pins, this selects the different operations like, writing command words, reading status word, etc.
- The device 8259A can be interfaced with any CPU using either polling or interrupt. In polling, the CPU keeps on checking each peripheral device in sequence to ascertain if it requires any service from the CPU. If any such service request is noticed, the CPU serves the request and then goes on to the next device in sequence.
- After all the peripheral devices are scanned as above the CPU again starts from first device.
- This type of system operation results in the reduction of processing speed because most of the CPU time is consumed in polling the peripheral devices.
- In the interrupt driven method, the CPU performs the main processing task till it is interrupted by a service requesting peripheral device.
- The net processing speed of these type of systems is high because the CPU serves the peripheral only if it receives the interrupt request.
- If more than one interrupt requests are received at a time, all the requesting peripherals are served one by one on priority basis.
- This method of interfacing may require additional hardware if number of peripherals to be interfaced is more than the interrupt pins available with the CPU.

Marwadi University Marwadi Chandarana Group	Marwadi University Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058

### **Command Words of 8259A**

- The command words of 8259A are classified in two groups
  - 1. Initialization command words (ICW) and
  - 2. Operation command words (OCW).
  - Initialization Command Words (ICW): Before it starts functioning, the 8259A must be initialized by writing two to four command words into the respective command word registers. These are called as initialized command words.
  - If A0 = 0 and D4 = 1, the control word is recognized as ICW1. It contains the control bits for edge/level triggered mode, single/cascade mode, call address interval and whether ICW4 is required or not.
  - If A0=1, the control word is recognized as ICW2. The ICW2 stores details regarding interrupt vector addresses. The initialisation sequence of 8259A is described in form of a flow chart in fig 3 below.
  - The bit functions of the ICW1 and ICW2 are self explanatory as shown in fig below.



- T7 T3 are A3 A0 of interrupt address
- $A_{10} A_9$ ,  $A_8$  Selected according to interrupt request level. They are not the address lines of Microprocessor • A0 =1 selects ICW<sub>2</sub>

Marwadi University Marwadi Chanderena Group	Marwadi University Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058

- Once ICW1 is loaded, the following initialization procedure is carried out internally.
- a. The edge sense circuit is reset, i.e. by default 8259A interrupts are edge sensitive.
- b. IMR is cleared.
- c. IR7 input is assigned the lowest priority.
- d. Slave mode address is set to 7.
- e. Special mask mode is cleared and status read is set to IRR.
- f. If IC4 = 0, all the functions of ICW4 are set to zero. Master/Slave bit in ICW4 is used in the buffered mode only.
- g. In an 8085 based system A15-A8 of the interrupt vector address are the respective bits of ICW2.
- h. In 8086 based system A15-A11 of the interrupt vector address are inserted in place of T7 T3 respectively and the remaining three bits A8, A9, A10 are selected depending upon the interrupt level, i.e. from 000 to 111 for IR0 to IR7.
- i. ICW1 and ICW2 are compulsory command words in initialization sequence of 8259A as is evident from fig, while ICW3 and ICW4 are optional. The ICW3 is read only when there are more than one 8259A in the system, cascading is used (SNGL=0).
- j. The SNGL bit in ICW1 indicates whether the 8259A in the cascade mode or not. The ICW3 loads an 8-bit slave register.
- Operation Command Words: Once 8259A is initialized using the previously discussed command words for initialisation, it is ready for its normal function, i.e. for accepting the interrupts but 8259A has its own way of handling the received interrupts called as modes of operation. These modes of operations can be selected by programming, i.e. writing three internal registers called as operation command words.
- In the three operation command words OCW1, OCW2 and OCW3 every bit corresponds to some operational feature of the mode selected, except for a few bits those are either 1 or 0. The three operation command words are shown in fig with the bit selection details.

Univer Merwed Chandet	S i t y	Marwadi University  Department of Computer Engineering	
	ndamental of (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experime	ent No: 11	Date:	Enrolment No:92201703058

- OCW1 is used to mask the masked and if it is 0 the request is enabled. In OCW2 the three bits, R, SL and EOI control the end of interrupt.
- The three bits L2, L1 and L0 in OCW2 determine the interrupt level to be selected for operation, if SL bit is active i.e. 1.
- The details of OCW2 are shown in fig.
- In operation command word 3 (OCW3), if the ESMM bit, i.e. enable special mask mode bit is set to 1, the SMM bit is neglected. If the SMM bit, i.e. special mask modebit is 0, the SMM bit is neglected. If the SMM bit, i.e. special mask mode bit is 1, the 8259A will enter special mask mode provided ESMM=1.
- If ESMM=1 and SMM=0, the 8259A will return to the normal mask mode. The details of bits of OCW3 are given in fig along with their bit definitions.





Fig: Operation Command Words

Marwadi University Merwedi Chanderena Group	Marwadi University  Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058



\* - In this Mode Lo - L: are used

# **Operating Modes of 8259**

- The different modes of operation of 8259A can be programmed by setting or resting the appropriate bits of the ICW or OCW as discussed previously. The different modes of operation of 8259A are explained in the following.
- Fully Nested Mode: This is the default mode of operation of 8259A. IR0 has the highest priority and IR7 has the lowest one. When interrupt request are noticed, the highest priority request amongst them is determined and the vector is placed on the data bus. The corresponding bit of ISR is set and remains set till the microprocessor issues an EOI command just before returning from the service routine or the AEOI bit is set.
- If the ISR (in service) bit is set, all the same or lower priority interrupts are inhibited but higher levels will generate an interrupt, that will be acknowledge only if the microprocessor interrupt enable flag IF is set. The priorities can afterwards be changed by programming the rotating priority modes.
- Automatic Rotation: This is used in the applications where all the interrupting devices are of equal priority.

Marwadi Chanderene Group	Marwadi University Department of Computer Engineering	
Subject: Fundamental of Processors (01CE0509)	Aim: To Study 8259 Programmable Interrupt Controller.	
Experiment No: 11	Date:	Enrolment No:92201703058

- In this mode, an interrupt request IR level receives priority after it is served while the next device to be served gets the highest priority in sequence. Once all the device are served like this, the first device again receives highest priority.
- **Specific Rotation**: In this mode a bottom priority level can be selected, using L2, L1 and L0 in OCW2 and R=1, SL=1, EOI=0.
- The selected bottom priority fixes other priorities. If IR5 is selected as a bottom priority, then IR5 will have least priority and IR4 will have a next higher priority. Thus IR6 will have the highest priority.
- These priorities can be changed during an EOI command by programming the rotate on specific EOI command in OCW2.

# **Conclusion:**