MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

32K×8 Bit CMOS Static Random Access Memory


Extended Temperature Range: -40 to 85°C

The MCM60L256A-C is a 262,144 bit low-power static random access memory organized as 32,768 words of 8 bits, fabricated using silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides greater reliability. The operating current is 5 mA/MHz (typ) and the cycle time is 100 ns. For long cycle times (>100 ns), the automatic power down (APD) circuitry will temporarily shut down various power consuming circuits, thereby reducing the active power consumption.

Chip enable (\overline{E}) controls the power-down feature. It is not a clock but rather a chip control that affects power consumption. When \overline{E} is a logic high, the part is placed in low power standby mode. The maximum standby current is 2 μ A ($T_A = 25^{\circ}$ C). Chip enable also controls the data retention mode. Another control feature, output enable (\overline{G}) allows access to the memory contents as fast as 50 ns. Thus the MCM60L256A-C is suitable for use in various microprocessor application systems where high speed, low power, and battery backup are required.


The MCM60L256A-C is offered in a 28 pin 330 mil gull-wing SO package.

- Single 5 V Supply, ± 10%
- 32K × 8 Organization
- Fully Static No Clock or Timing Strobes Necessary
- Low Power Dissipation 27.5 mW/MHz (Typical Active)
- Output Enable and Chip Enable Inputs for More System Design Flexibility and Low Power Standby Mode
- Battery Backup Capability (Maximum Standby Current = 2 μA @ 25°C)
- Data Retention Supply Voltage = 2.0 V to 5.5 V
- All Inputs and Outputs Are TTL Compatible
- Three State Outputs
- Fast Access Time: MCM60L256A-C10 = 100 ns (Max)



MCM60L256A-C





	PIN NAMES	
A0-A14 .	Addres	38
₩	Write Enab	le
Ē	Chip Enab	le
G	Output Enab	le
	Data Input/Outpo	
	+5 V Power Supp	
V _{SS}	Grour	ıd

This document contains information on a new product. Specifications and information herein are subject to change without notice.

TRUTH TABLE

E	G	W	Mode	Supply Current	I/O Pin
Н	X	х	Not Selected	¹ SB	High Z
L	Н	н	Output Disabled	^I cc	High Z
L	L	н	Read	Icc	D _{out}
L	Х	L	Write	Icc	Din

X = don't care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Power Supply Voltage		Vcc	-0.3 to +7.0	٧
Voltage to Any Pin with Respect to	VSS	V _{in} , V _{out}	-0.5 to V _{CC} +0.5	٧
Power Dissipation (T _A = 25°C)	SOG	PD	0.6	w
Operating Temperature		TA	-40 to +85	°C
Storage Temperature		T _{stq}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = -40 to 85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.3	٧
Input Low Voltage	V _{IL}	-0.3*	_	0.8	٧

 V_{IL} (min) = -0.3 V dc; V_{IL} (min) = -3.0 V ac (pulse width ≤50 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, Vin=0 to VCC)	l _{lkg(I)}	_	< 0.01	±1.0	μА
Output Leakage Current ($\overline{E} = V_{IH}$ or $\overline{G} = V_{IH}$ or $\overline{W} = V_{IL}$, $V_{out} = 0$ to V_{CC})	(lkg(O)		< 0.01	±1.0	μΑ
Operating Current (Read Cycle) ($E=V_{IL}, W=V_{IH}, Other Input=V_{IH}/V_{IL}, I_{out}=0 \text{ mA}$) $t_{AVQV}=1 \mu s$ $t_{AVQV}=100 \text{ ns}$	ICCA1	_	10 —	15 70	mA
(E=0.2 V, \overline{W} = V _{CC} - 0.2 V, Other Input = V _{CC} - 0.2 V/0.2 V, t _{AVQV} = 1 μ s t _{AVQV} = 100 ns	ICCA2		5 –	8 60	
Standby Current (E=V _{1H})	ISB1	_	-	3.0	mA
Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = 2.0 \text{ to } 5.5 \text{ V}$) ($T_A = 25^{\circ}\text{C}$)	ISB2	_	2 –	100 2	μА
Output Low Voltage (I _{OL} =4.0 mA)	VOL	_	_	0.4	V
Output High Voltage (I _{OH} = -1.0 mA)	Voн	2.4	_	_	V

Typical values are referenced to $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5.0 \text{ V}$

CAPACITANCE (f = 1 MHz, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Min	Max	Unit
Input Capacitance (V _{in} =0 V) All Inputs Except DQ	C _{in}	_	10	pF
I/O Capacitance (V _{I/O} = 0 V) DQ	c _{I/O}	_	10	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC}=5.0 V \pm 10%, T_A= -40 to 85°C, Unless Otherwise Noted)

	Output Timing Measurement Reference Levels 0.8 and 2.2 V
Input Rise/Fall Time	Output Load See Figure 1
Input Timing Measurement Reference Levels 1.5 V	

READ CYCLE (See Note 1)

Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Read Cycle Time	tAVAV	tRC	100	Γ	ns	_
Address Access Time	tAVQV	tAA	_	100	ns	
E Access Time	tELQV	tAC	_	100	ns	
G Access Time	tGLQV	^t OE		50	ns	
Output Hold from Address Change	tAXQX	tон	10		ns	
Chip Enable to Output Low-Z	t _{ELQX}	tCLZ	10		ns	2, 3
Output Enable to Output Low-Z	tGLQX	tOLZ	5	_	ns	2, 3
Chip Enable to Output High-Z	†EHQZ	tCHZ	0	35	ns	2, 3
Output Enable to Output High-Z	tGHOZ	tonz	0	35	ns	2, 3

NOTES:

- 1. W is high at all times for read cycles.
- All high-Z and low-Z parameters are considered in a high or low impedance state when the output has made a 100 mV transition from the previous steady state voltage.
- 3. These parameters are periodically sampled and not 100% tested.

READ CYCLE




Figure 1. AC Test Load


WRITE CYCLE 1 AND 2 (See Note 1)


Parameter	Symbol	Alt Symbol	Min	Max	Unit	Notes
Write Cycle Time	tAVAV	twc	100	-	ns	_
Address Setup Time	tAVWL/tAVEL	tAS	0	—	ns	
Address Valid to End of Write	tAVWH/tAVEH	tAW	80	 	ns	_
Write Pulse Width	tWLWH	twp	60	-	ns	2
Data Valid to End of Write	tDVWH/tDVEH	tDW	35	T -	ns	
Data Hold Time	twhDX/tEHDX	t _{DH}	0	_	ns	
Write Low to Output in High-Z	†WLOZ	twhz	0	25	ns	3, 4
Write High to Output Low-Z	twh0x	tWLZ	10		ns	3, 4
Write Recovery Time	twhax/tehax	twr	0		ns	5
Chip Enable to End of Write	telwh/teleh	tcw	80	1 -	ns	_

NOTES:

- 1. Outputs are in high impedance state if $\overline{\mathbf{G}}$ is high during Write Cycle.
- 2. A write occurs during the overlap (twp) of a low E and a low W. If W goes low prior to E low then outputs will remain in a high impedance state.
- 3. All high-Z and low-Z parameters are considered in a high or low impedance state when the outputs have made a 100 mV transition from the previous steady state voltage.
- 4. These parameters are periodically sampled and not 100% tested.
- 5. two is measured from the earlier of E or W going high to the end of write cycle.

WRITE CYCLE 1 (W CONTROLLED)






DATA RETENTION CHARACTERISTICS (TA = -40 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit
V _{CC} for Data Retention (Ē≥V _{CC} −0.2 V)	VDR	2.0	_	5.5	٧
Data Retention Current (E≥V _{CC} −0.2 V)	ICCDR	-	-	50 100	μΑ
Chip Disable to Data Retention Time	†CDR_	0			ns
Operation Recovery Time	trec	t _{AVAV} *		<u> </u>	ns

^{*}tAVAV = Read Cycle Time

DATA RETENTION MODE



NOTE: If the VIH of E is 2.4 V in operation, ISB1 current flows during the period that the VCC voltage is decreasing from 4.5 V to 2.4 V.




Figure 1. Input High Voltage versus Supply Voltage




Figure 2. Input Low Voltage versus Supply Voltage




Figure 3. Operating Current versus Ambient Temperature




Figure 4. I_{SB1} Standby Current versus Ambient Temperature





Figure 5. ISB2 Standby Current versus Ambient Temperature








Figure 7. Operating Current versus Frequency (Write)




Figure 8. Low Power ISB2 Standby Current versus Supply Voltage




Figure 9. Access Time versus Supply Voltage





Figure 10. Access Time versus Ambient Temperature

MCM60L256A-C MOTOROLA DRAM DATA

ORDERING INFORMATION (Order by Full Part Number)



NOTE: For mechanical data, please see Chapter 10.