Divider / PFD

조교 조성근

개요

• TSPC DFF

• Divider

• PFD

D Flip-Flop




Fig. 1 Block Diagram






Fig. 2 Timing Diagram

System Integrated Circuit Design Lab.

TSPC(True Single Phase Clocked) FF


Clock Low






TSPC(True Single Phase Clocked) FF

Clock High






TSPC_DFF



• CLK: 1GHz


• D: 1.3GHz


TSPC_DFF_RST




※ 과제

Divider






Divider x5




- PLL Target
- Ref. CLK: 100 MHz
- Target CLK: 3.2GHz

Divider x5




PFD 동작 원리




- 위상 정보를 전압으로 출력
- *Q_A* : UP 신호
- Q_R : DOWN 신호
- UP 신호가 출력되면 주파수 UP
- DOWN 신호가 출력되면 주파수 DOWN

PFD schematic



PFD_Simulation (과제)




 Inputs Global Sources Stimulus Type VSS /gnd! Voltage dc "DC voltage"=0 VDD /gnd! Voltage dc "DC voltage"=1.8 REF_CLK /gnd! Voltage pulse "Voltage 1"=0 "Voltage 2 Enabled **W** DC voltage AC magnitude AC phase XF magnitude PAC magnitude PAC phase Voltage 1 Voltage 2 Period Delay time 200p Rise time 20p 20p Fall time Pulse width Temperature coefficient 1 Temperature coefficient 2

X Setup Analog Stimuli@sicdl-rack

- REF_CLK: 100MHz, DIV_CLK: 100MHz
- Delay: 200ps

PFD_Simulation (과제)



X Setup Analog Stimuli@sicdl-rack Inputs Global Sources VSS /gnd! Voltage dc "DC voltage"=0 VDD /gnd! Voltage dc "DC voltage"=1.8 REF_CLK /gnd! Voltage pulse "Voltage 1"=0 "Voltage 2 Enabled V DC voltage AC magnitude AC phase XF magnitude PAC magnitude PAC phase Voltage 1 Voltage 2 Period Delay time -200p Rise time 20p Fall time 20p Pulse width Temperature coefficient 1 Temperature coefficient 2 Cancel Apply Change

• REF_CLK: 100MHz, DIV_CLK: 100MHz

• Delay: -200ps