

---

# Divider / PFD

조교 조성근

# 개요

---

- TSPC DFF
- Divider
- PFD

# D Flip-Flop




Fig. 1 Block Diagram





Fig. 2 Timing Diagram

# TSPC(True Single Phase Clocked) FF

- Clock Low





master **transparent**  
slave **hold**




# TSPC(True Single Phase Clocked) FF

- Clock High




# TSPC\_DFF





- CLK : 1GHz
- D : 1.3GHz

# TSPC\_DFF\_RST




※ 과제

# Divider






# Divider x5




- PLL Target
  - Ref. CLK : 100 MHz
  - Target CLK : 3.2GHz

# Divider x5




# PFD 동작 원리




- 위상 정보를 전압으로 출력
- $Q_A$  : UP 신호
- $Q_B$  : DOWN 신호
- UP 신호가 출력되면 주파수 UP
- DOWN 신호가 출력되면 주파수 DOWN

# PFD schematic



# PFD\_Simulation (과제)



- REF\_CLK : 100MHz, DIV\_CLK : 100MHz
- Delay : 200ps

**Setup Analog Stimuli@sicdl-rack**

Stimulus Type: ☒ Inputs ☐ Global Sources

ON VSS /gnd! Voltage dc "DC voltage"=0  
ON VDD /gnd! Voltage dc "DC voltage"=1.8  
ON REF\_CLK /gnd! Voltage pulse "Voltage 1"=0 "Voltage 2"  
ON DIV\_CLK /gnd! Voltage pulse "Voltage 1"=0 "Voltage 2"

Enabled ☒ Function: pulse Type: Voltage

DC voltage:   
AC magnitude:   
AC phase:   
XF magnitude:   
PAC magnitude:   
PAC phase:   
Voltage 1: 0  
Voltage 2: 1.8  
Period:   
Delay time: 200p  
Rise time: 20p  
Fall time: 20p  
Pulse width:   
Temperature coefficient 1:   
Temperature coefficient 2:

OK Cancel Apply Change Help

# PFD\_Simulation (과제)



- REF\_CLK : 100MHz, DIV\_CLK : 100MHz
- Delay : -200ps

