Loop Filter PLL simulation


조교 조성근

개요

- Loop Filter
- PLL Simulation
- Nonideality_PFD
- Nonideality_CP
- 보고서 필수사항

PLL이란

- PLL (Phase Locked Loop) : 위상 동기 루프
- Reference clock을 입력으로 받아 원하는 주파수의 clock을 출력
- Reference clock은 crystal oscillator를 사용하여 생성. Noise가 거의 없는 깨끗한 clock.
- But, crystal oscillator로는 높은 주파수의 clock 생성이 어려움 (보통 100MHz 이하)
- Top Block Diagram



- ① PFD (Phase Frequency Detector)
- 출력과 입력 clock의 phase 및 frequency 비교
- ② CP (Charge Pump)
- 비교 출력에 따른 전류 크기 출력
- 3 Loop Filter
- 안정성을 고려하여 전류를 전압으로 전환
- 4 VCO (Voltage Controlled Oscillator)
- 전압에 따른 clock 생성
- (5) Divider
- 출력 clock을 저주파로 전환

Loop Filter


- PLL의 지터 현상
- ① 입력이 지터를 보여줄 때

: 전달함수에 저역 통과 특성이 있으므로 PLL이 $\emptyset_{in}(t)$ 를 저역 통과 필터링한다


$$\to H(s) = \frac{\omega_n^2 \left(\frac{2\zeta}{\omega_n} s + 1\right)}{s^2 + 2\zeta \omega_n s + \omega_n^2}$$

② VCO가 지터를 발생할 때


$$: \frac{\Phi_{out}}{\Phi_{VCO}}(s) = \frac{s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$
이므로 고역 통과 성질을 가진다




→ loop 대역폭 선정에 있어 위 두 지터를 고려한 최적화된 값이 요구된다



Loop Filter





PLL Simulation



- SPEC
- REF CLK: 100MHz
- Target Freq. : 3.2GHz
- Peak-to-Peak Jitter: 1ps
- Lock Time: 1us
- Power : only 측정


PLL Simulation






PLL Simulation


- Outputs -> Save All
- : Simulation 시간 단축






PLL Simulation_P2P Jitter

• eyeDiagram이란




PLL Simulation_P2P Jitter



- 계산기 사용
- : eyeDiagram(v("/OUT" ?result "tran") 3e-06 7e-06 3.125e-10)

System Integrated Circuit Design Lab.


PLL Simulation_P2P Jitter




PLL Simulation_Lock Time


• 계산기 사용

: freq(v("/OUT" ?result "tran") "rising" ?xName "time" ?mode "auto" ?threshold 0.0)





• 모든 Block의 VDD node를 선택하여 측정



• 계산기

: integ(i("/I19/VDD" ?result "tran") 2u 7u " ") /5u *1.8



- (적분 값) / (측정 시간) = (평균 전류)
- (전력) = (전압) * (전류)
- integ(i("/I19/VDD" ?result "tran") 2u 7u " ") /5u *1.8
- -> 본인 block에 맞게 숫자만 바꿔서 사용


• PFD: 25.34uW


• CP: 585.4uW

• VCO: 2.599mW


• DIV: 253.7uW

• 총 전력 : 약 3.46mW








System Integrated Circuit Design Lab.



• Reset 시간 단축







Bootstrapping




Figure 16.46 Charge sharing between C_P and capacitances at X and Y.






Figure 16.47 Bootstrapping X and Y to minimize charge sharing.


System Integrated Circuit Design Lab.


• OPAMP



OPAMP











OPAMP




- 시뮬 먼저 한 번 돌리기
- Results -> Direct Plot -> AC Gain & Phase
- 출력 노드와 입력 노드 순서대로 찍기

OPAMP



• CP 설계



보고서 필수사항

- PLL 전체 동작 설명
- 각 Block별 동작 설명
- 각 Block 별 설계 시 유의사항
- 고려사항 유/무에 따른 PLL Spec. 변화
- PLL spec.
- P2P Jitter
- Lock Time
- Power