

NW #6

1. a) $\overset{E}{1} \overset{6}{001} 1001\ 0000\ 1110\ 0110$ ADD M[M[E6]]
 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

As the ~~16~~ bit is 1 and the op-code 001, the instruction is an indirect address for a memory referenced instruction. So the instruction will go to a specific address and store the actual operands to be executed. In particular, this instruction will ADD the contents of the address to the AC.

b) $\overset{A}{00} \overset{C}{11} \overset{A}{1001} \overset{C}{11} \overset{A}{00} \overset{A}{1010}$ STA M[9CA]

This instruction is a memory reference operation using direct addressing. It will store the contents of address specified by bits 0-11 into the AC.

2.

	E	AC	PC	AR	IR
Initial	0	30AA	073	---	---
CLA	1	0000	074	300	7800

3. PC = 119
 AC = 30
 M[300] = 600
 M[600] = the

First we branch to the actual instruction so the PC will be loaded to the AR.

PC = AR = 119
 AR ← PC, then the PC is incremented and we fetch the memory address to put into IR.

an indirect address $IR = 9300$ $PC = 120$
 $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$

This is now ready to see what the instruction is. We get the bits of IR and see that the first bit is 1 in the decoder and all other outputs are set to 0. This means this instruction is a memory-reference instruction.

$D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$
 01000000

So then we get the actual address of the operand ($M[600]$ in the above) and load it to the AR . $IR = 300 = AR$

$AR \leftarrow IR$ (first 12 bits starting from the right)

$AR \leftarrow M[AR]$ $AR = 300$

Now we can execute the instruction. Load the instruction to the Data Register. Add the DR and AR together and trigger

$DR \leftarrow M[AR]$ $DR = AR$ $E \leftarrow 1$

$AC \leftarrow DR + AC$ $AC = 1$

$E \leftarrow C \text{ and } Z = 1$

b) Since the computer is in the process of the fetch cycle, the fetch cycle runs and then the computer branches to the interrupt cycle, where the current PC is stored to

$AR = 0$, $TR = PC$ $PC = 119$ $PC = 0$
 $M[AR] = TR$, $PC = 0$

The computer fetches the first instruction of the interrupt subroutine as part of the next instruction cycle.