KHUSHAL SACHDEVA 88044 DELTA Pg No. Assignment - 2 (46.5) = 32 + 8 + 4 + 2 + 0.5 $\begin{vmatrix} 2^{7} \downarrow & \downarrow & \downarrow & 2^{9} \downarrow & (46.5) = (101110.1) \\ 2^{5} & 2^{2} & 2^{2} & 2^{1} & 2^{-1} \end{vmatrix}$ MANTISSA: 010111010000000 (16 bits Sign bit Exponent & 00000110 (+6) (8-bits) a) 0001, 0000 0010 0100, (024)16 ADD 024 This is direct memory sufference instruction which will perform ADD operation

ADD content of M[024] to AC => AC+ M[024] b) 1011 0001 0010 0100 = (B124) I STA (124) => STA I 174 This is indirect memory deference instruction which will perform STA in Store AC in M[124] c) 0111, 0000 0010 0000, =(7020), 020 Increment AC. (INC) This is Register sufference instruction which will wiereas AC

(AC++)



(mer/At)	ia .	DELTA Pg No.	
(3) (a)	15	0	
	PC ·		Memory
	15 2046	0 + 8 + 9 =	64K X8
5)-(101110	AR	7	0
- 4	15	0	AC
	TR	7	0
	1701	0 101	DR
	IR		
1990	10160000	A CLOSE	L. MANTISS
(b)			
	Opcode		
Sebutx)	1/2 address	100000 41	Expense
	1/2 address	00=0000=0	000-60 (3)

(c) T_0 : $IR \leftarrow M[PC]$, PC++ T_1 : $AR(0-7) \leftarrow M[PC]$, PC++ T_2 : $AR(8-15) \leftarrow M[PC]$, PC++ T_3 : $DR \leftarrow M[AR]$

0 60

This is desirted suchisteness unsertation will writers

		1 2 2 4 1	
(4)	(a) Three	address instruction	ins 8 (Using General register computer)
		RI, E, F	RICE* FU
		R1, D, R1	$R_1 \leftarrow M[D] - R_1$
	MUL	R_1, C, R_1	$R_1 \leftarrow M[c] * R_1$
	MUL	R2, A, B	$R_2 \leftarrow M[A] * M[B]$
	ADD	AX, R1, R2	$M[X] \leftarrow R_1 + R_2$
	- 17	8 -> 201	8 9209
	(b) Using a ge	neral register comp	uter with two sugister instantion
(9)	- WON	R1, F	RI < M[F]
	MUL	R ₁ ,E	$R_1 \leftarrow R_1 * M[F]$
			R2 EMI[D]
23/94/1/0	SUB	R2, R1	$R_2 \leftarrow R_2 - R_1$
		R ₂ , C	$R_2 \leftarrow R_2 * M[C]$
	MOV	R ₁ , B	$R_1 \leftarrow M[B]$
	MUL	R ₁ ,A	$R_1 \leftarrow R_1 * M[B]$
	ADD	R_1, R_2	$R_1 \leftarrow R_1 + R_2$
0	MOV	X, R1	$M[X] \leftarrow R_1$
	2090	4 To 2 Y ON TX	instruction mu
	C) Using an	accumulator type	computer with oneaddress
-		ons o	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
	LOAD	FYES	AC C M[F]
-	MUL	I VEM = T	AC < AC * M(E)
7	STORE	6 Z = Y + W + W	M(T) CAC AC C M(D)
	LOAD	T D A S Z	
	SUB		ACK-AC-M[T]
	MUL	C	AC \(AC * M[C]
	STORE	Ţ	M[T] - AC
	LOAD	В	AC ← M[B]
	MUL	A	AC = AC* M[A]
	ADD	T	ACE AC + M[T]
	STORE	×	MEXTE AC.

1 a D 11 Ha 20to - Adde 188 ph & at pan most little	1
(d) Using a Stack organized comp. with zero-address operation instructions	
PUSH E TOSEE DELTA PA NO.	
PUSH	=
MUL TOS← E*F	
PUSH D TOSE D	
SUB TOSK D-E*F	
PUSH C TOSE C JUM	
MULM - 9 STOS C* (D-E*F)	
PUSH A TOSE A	
PUSH B TOS← B	
MUL TOSK A*B	
ADD TOS (D-E*F)	
POP 9 X M[x] (TOS	
(5) a) 32 multiplexers, each of size 16x1	
b) 4 inputs each, to select one of 16 gregisters	
c) 4 to 16 line decoder	_
d) 32+32+9 = 65 data inplit lines	
32+1=33 data output lines	
91,9->,9 19,,9 80A	
(6) The address part of the indexed made	
instruction must be set to zero.	
(C) Using an accumulated type computer with presiden	_
7 Z= effective address	
a) Direct : Z=Y	
b) Inderect & Z = M[Y]	
c) Relative & Z = Y+W+2	
Indexed % Z = Y+X	
SUB T ACE-AC-MT	
Folm *SA >>>A 2 LUM	
DA -> (T)M T 39072	
Talm -> SA B DAOL	
D. TOO ' A JUM"	
A SA SA	

	DELIA (FS NO.)
8	a) There are $8 \times 8 = 64$ AND gates in each segment and an $8-bit$ adder
-	segment and an 8-bit adden
	b) there are 7 segments in the Pipeline K=7
	K=7
13	c) Average time = $(K+n-1)tp = (n+6)30$
	·n
	for n=10 tav= 16 x 30 = 48 ns
	OMA 10 - Madie Name
	for n= 100 tax = 106 x 30 = 31.8 ns
	Sucres Moderne
	for $n \to \infty$ tay = $\infty \times 30 = 30 \text{ ns}$
	P = 1 P = 1
	To increase the speed of multiplication, a
	Corony - save adder is used to reduce the
	To uncrease the speed of multiplication, a corony-save adder is used to reduce the propagation time of the carries.
	10 S(h+x) = 3 = 1
<u></u>	a) Truth table F = xy'z + x'y'z + xyz
	= x y z F=
	0 0 0 0
	0 0 1 1 1
	00 1 00 0
	0 1 1 0
	01 00000
	1 1 0 0 0
	1 1 1 1 1
	20



