Machine-Level Programming I: Basics

Computer Systems, DIKU Sep. 16, 2019

Michael Kirkedal Thomsen

Based on slides by Randal E. Bryant and David R. O'Hallaron

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Intel x86 Processors

Dominate laptop/desktop/server market

■ Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

(CSIS) restruction set computer (CISC)

- Many different instructions with many different formats
- But, only small subset encountered with Linux programs
- Hard to match performance of Reduced Instruction Set Computers
- (RISC)

 But, Intel has done just that!
- In terms of speed. Less so for low power.
- Done by steering the hole market to their architecture


Intel x86 Evolution: Milestones

ZHW	Transistors	Date	уашь
OT-S	79K	8 7 61	9808
	Basis for IBM PC & DOS	bit Intel processor.	at teri∃ ■
	1MB address space		

- 386 T6-33
- First 32 bit Intel processor, referred to as IA32
- xinU gninnur fo eldeqeo "gniseshbe feff" bebbA ■
- Pentium 4E 2004 125M 2800-3800
- First 64-bit Intel x86 processor, referred to as x86-64
- Core 2 2006 2006 2500
- First multi-core Intel processor
- Core i7 2008 731M 1700-3900
- Four cores

Intel x86 Processors, cont.

■ Machine Evolution




3,200M	5016	■ Ci7 Broadwell (10)
W009'7	2014	(8) IləwsbH Ti əroə 🗖
MIEL	2008	(beup) √i ∋no⊃ ■
M162	7000	■ Core 2 Duo
MZħ	2001	₽ muĦnə¶ ■
M2.8	666T	III mutina¶ ■
MS.8	5661	o¹¶mutin∍¶ ■
MS.4	7 661	XMM\mutin9¶ ■
M1.8	1993	mutina¶ ■
ME.0	586T	988 -

■ Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits

"J1A 941 fo 91st2" 2102

■ Core i7 Broadwell 2015



Desktop Model


- s d cores ■
- a Integrated graphics
- zHD 8.8-8.8
- MS9

■ Server Model

- seron 8
- O\l betargetnl •
- zHD 9.2-2
- MSt •

Moore's Law

An observation that the transistors density roughly doubles every 18
 to 24 months



Licensed under CC-BY-SA by the author Max Roser.

Data source: Wikipedia (https://en.wikipedia.org/wiki/Transiator.)
The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

■ Will Slow down. Expected 2020 - 2025 Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

sesived Micro Devices (AMD)

■ Historically

■ AMD has followed just behind Intel, a little bit slower, a lot cheaper

uəq**T** ■

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

SOTOZ

▼Today

- Intel got its act together, leads the world in semiconductor technology
- AMD has fallen behind, relies on external semiconductor

manufacturer

- Very close
- AMD tries with better on-chip GPU support (Nvidia)

Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
- Totally different architecture (Itanium)
- Executes IA32 code only as legacy
- Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
- ("40MMA" bellea won) 46-68x
- Hard to admit mistake or that AMD is better
- **2004: Intel Announces EM64T extension to IA32** ■
- Extended Memory 64-bit Technology
- Almost identical to x86-641
- ▶ All but low-end x86 processors support x86-64
- But, lots of code still runs in 32-bit mode

Our Coverage

- **SEAI**
- The traditional x86
- For 15/18-213: RIP, Summer 2015
- †9-98x ■
- The standard
- sysrk> dcc hello.c
- syark> gcc -m64 hello.c

■ Presentation

- Book covers x86-64
- **∆**EAI no əbise dəW ■
- We will only cover x86-64

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations


Definitions

- or write assembly/machine code. parts of a processor design that one needs to understand ■ Architecture: (also ISA: instruction set architecture) The
- Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
- Examples: cache sizes and core frequency.
- Code Forms:
- Machine Code: The byte-level programs that a processor executes
- Assembly Code: A text representation of machine code
- Example ISAs:
- № 1014 № 14 -
- PRM: Used in almost all mobile phones
- MIPS, Alpha, RISC5


9mind38x

- Simple instruction set we are using on the course
- 49_98x gniwollof xetny2 •
- Data control closer to RISC5
- All programming in this course will be in x86prime
- After 2. year many of you will not see assembly code, no need to make it too advanced
- You still need to understand x86_64
- Useful skill to be read x86_64
- Important in IT security

Simplified Computer System (hardware)



Wasembly/Machine Code View



■ Memory


- Byte addressable array
- Code and user data
- Stack to support procedures

Programmer-Visible State

- PC: Program counter
- Address of next instruction
- Called "RIP" (x86-64)
- Register file
- Heavily used program data
- seboo notibnoo
- Store status information about most recent arithmetic or logical operation
- USEd for conditional branching Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Solution 2 Description of the second of th

- 5.2q 5.1q səlfi ni əboə
- q o- o.2q pl.c qcc -Oq pl.c p2.c -o p
- \blacksquare Use basic optimizations (\blacksquare O \oplus) [New to recent versions of GCC]
- Put resulting binary in file p



5 Aural Of Septime 5 Aurange 5 Aur

- 5. Sq 5. Lq səlfi ni əboə
- a.q e.q o- 2- p0- sec hormmand: gcc -0q e.q o- s- p.s p.c
- Transform assembly code: Primify p.s



VldməssA ofnl gniliqmoD

Generated x86-64 Assembly

(ɔ.muɛ) əboɔ ɔ

```
long plus(long x, long y);

tong t = plus(x, y);

long t = plus(x, y);

tdest = t;

long t = plus(x, y);

fdest = t;

long t = t;
```

Obtain with command

gcc -Og -S sum.c

Produces file sum. s

Warning: Will get very different results on different machines (Linux, Mac OS-X, Windows...) due to different versions of gcc and different compiler settings.

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
- Data values
- Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
- Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
- Load data from memory into register
- Store register data into memory

■ Transfer control

- Unconditional jumps to/from procedures
- Conditional branches

Object Code

Sode for sumstore

Assembler

○. of initial of the office o

иоцпоэхә

- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different

səjц

- Linker
- Resolves references between files
- Combines with static run-time libraries
- E.g., code for printf, sscan
- Some libraries are dynamically linked
- Linking occurs when program begins

аодзіі	4201	42C3	
h bytes	of Jr	Total	

- Each instruction
- 1, 3, or 5 bytes
- Starts at address
- 96900¥0×0 0xc3

6xd3

89x0

68x0

84x0

£2x0

:9690070x0

Oxf2

11x0

JJx0

11x0

8₽x0

60x068x0

dcx0

Machine Instruction Example

abo2 2 ■

Store value t where designated by

γldm9ssA **■**

qear

■ Move 8-byte value to memory

■ Quad words in x86-64 parlance

Operands:

Register % rax

Register % xbx :qsəp

*dest: Memory M[%rbx]

■ SpidO ■

3-byte instruction

■ Stored at address 0x40059e

movq %rax, (%rbx)

f = f = f

0x40029e:

€0 68 8₺

Disassembling Object Code

Disassembled

```
retq
                               55
                                   4005a2:
              dod
                               qç
                                   4005a1:
        xqz%
  %rax, (%rbx)
               NOW
                         ₹0028€: ₹8 88 03
<snId> 06900#
            callq
                   400266: 68 f2 ff ff
   %rdx, %rbx
                         EP 68 87
               MOA
                                   :96900₺
             ysnd
        % LDX
                               53
                                   :969007
```

■ Disassembler

wns p- dwnp[qo

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a. out (complete executable) or . o file

Alternate Disassembly

Disassembled

Dbject

■ Within gdb Debugger

wns qpb

disassemble sumstore

Disassemble procedure

x/14xb sumstore

■ Examine the 14 bytes starting at sumstore

£5x0
0x5b
£0×0
68 x 0
84x0
llx0
llx0
llx0
0×f2
89x0
£bx0
68 x 0
84x0
0x53
:96900¥0×0

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386

Wo symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 < .text>:
30001000:
30001000:
30001005:
30001005:
30001005:
Reverse engineering forbidden by
Alicrosoft End User License Agreement
30001005:
```

Anything that can be interpreted as executable code
 Disassembler examines bytes and reconstructs assembly source


Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

286-64 Integer Registers

%rJ2q	ST18	dq ə %	dq1%
%r14d	8 L14	dsə%	ds1%
%r13q	8113	%edi	%rdi
%r12d	8212	ŢSƏ%	%rsi
%rjjq	श्रा	%edx	%rdx
%r10d	%r10	%есх	%rcx
% p61%	6 1 %	%ерж	%rbx
%r8d	818	%еах	%rsx

■ Can reference low-order 4 bytes (also low-order 1 & 2 bytes)



& LCX & L G X

%rdx

%TPX

TSI%

#b1%

ds1%

% Lpb

% LM

Balling Data

eted gnivoM -

movq Source, Dest:

■ Operand Types

Immediate: Constant integer data

■ Example: \$0x400, \$-533

Like C constant, but prefixed with \$'

Encoded with 1, 2, or 4 bytes

Register: One of 16 integer registers

■ Example: %rax, %rl3

But %xsp reserved for special use


Others have special uses for particular instructions

Memory: 8 consecutive bytes of memory at address given by register

Simplest example: (%rax)

Various other "address modes"

Cannot do memory-memory transfer with a single instruction



anotenidmo2 bneraq0 pvom

Simple Memory Addressing Modes

Mem[Reg[R]]

(R)

- Normal
- Register R specifies memory address
- J ni gniorestere dereferencing in C

wood (%rcx), %rax

Mem[Reg[R]+D]

- Displacement D(R)
- Register R specifies start of memory region
- Constant displacement D specifies offset

word 8(%rpb), %rdx

Example of Simple Addressing Modes

```
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rax, (%rdi)
    movq ret
```

```
dsws biov

(Long *xp, long *yp)

long t0 = *xp;

Long t1 = *yp;

tong t1 = t1;


long t2 = t2;

long t2 = t2;

long t3 = t2;


long t4 = t2;
```

()qsw2 gnibnstrabnU




```
Tet
% x = q x + q x = t 
                               pvom
%xdx, (%xdi) # *xp = tl
                               pvom
                                                       xpz%
                                                T7
q\chi^* = 1J \# xbx^* , (isx^*)
                               byom
                                                       %rax
                                               07
qx^* = 0J \# xsx^* (%rdi),
                               pvom
                                               dΧ
                                  :dews
                                                       TSI%
                                               dx
                                                       FDI%
                                                     Register
                                             Value
```


Understanding Swap()




Understanding Swap()





Understanding Swap()







Understanding Swap()





Understanding Swap()





Simple Memory Addressing Modes

Mem[Reg[R]]

(R)

- Normal
- Register R specifies memory address
- J ni gniorer dereferencing in C

wovq (%rcx), %rax

Mem[Reg[R]+D]

- Displacement D(R)
- Register R specifies start of memory region
- Constant displacement D specifies offset

movq 8(%rbp), %rdx

Complete Memory Addressing Modes

■ Most General Form

Mem[Reg[Rb]+5*Reg[Ri]+D]

(S,iR,dR)O

■ D: Constant "displacement" 1, 2, or 4 bytes

■ Rb: Base register: Any of 16 integer registers

■ Ri: Index register: Any, except for %**rsp**

Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

[Rb,Ri)

Mem[Reg[Rb]+Reg[Ri]]

Mem[Reg[Rb]+Reg[Ri]+D]

(เหล,สม)ต

(S'!B'qB)

Mem[Reg[Rb]+5*Reg[Ri]]

Address Computation Examples

0010x0	%KCX
0001x0	%rdx

Address 0xf008	Address Computation 8x0 + 0001x0	Expression (%rdx)
0011x0	001x0 + 0001x0	(%rdx,%rcx)
00xf400	001x0*p + 0001x0	(%rdx,%rcx,⁴)
080ə1x0	08x0 + 0x80	0x80(,%rdx,2)

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Address Computation Instruction

■ Leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

səsn =

- Computing addresses without a memory reference
- \cdot [$\dot{\perp}$] $\times 3$ = q fo noitelenst ... 8.3
- * Computing arithmetic expressions of the form x + k^* y
- K = J' J' d' OL 8

■ Examble

Converted to ASM by compiler:

```
leaq (%rdi,%rdi,2), %rax # t <- x+x*2
salq $2, %rax</pre>
# return t<<2
```

```
Long ml2(long x)
{
```

Some Arithmetic Operations

Two Operand Instructions:

	Dest = Dest Src	Src,Dest	bao
	Dest = Dest & Src	Src,Dest	bpue
	Dest = Dest $^{\wedge}$ Src	Src,Dest	xord
Logical	Dest = Dest >> Src	Src,Dest	bzys
arithmetic	Dest = Dest >> Src	Src,Dest	baes
plds belles oslA	Dest = Dest << Src	Src,Dest	plas
	Dest = Dest * Src	Src,Dest	plumi
	Dest = Dest - Src	Src,Dest	bqns
	Dest = Dest + Src	Src,Dest	addq
	uo	Computati	Format

Watch out for argument order!

■ No distinction between signed and unsigned int (why?)

Some Arithmetic Operations

One Operand Instructions

See book for more instructions

Arithmetic Expression Example

```
arith:

lead (%rdi,%rsi), %rax

addq %rdx, %rsi,2), %rdx

lead (%rsi,%rsi,2), %rdx

lead 4(%rdi,%rdx), %rcx

lead 4(%rdi,%rdx), %rcx

read %rcx, %rax

read
```

Interesting Instructions

- **Jead**: address computation
- # salq: shift
- imulq: multiplication
- But, only used once

Understanding Arithmetic Expression Example

arith:

```
lead (%rdi,%rsi), %rax # t1
addq %rdx, %rax # t2
leaq (%rsi,%rsi,2), %rdx
salq $4, %rdx # t5
leaq 4(%rdi,%rdx), %rcx # t5
imulq %rcx, %rax # rval
ret
```

45	%ICX	
₽Э	%rdx	
tl, t2, rval	%гах	
z JnəmugıA	%rdx	
∡ Jn9mugnA	%rsi	
x fn9mug ₁ A	årdi	
(s)əsN	Register	

Machine Programming I: Summary

- History of Intel processors and architectures
- Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
- New forms of visible state: program counter, registers, ...
- Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
- The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
- C compiler will figure out different instruction combinations to carry out computation