


## Design with programmable logic devices

### ⊗ PLD:-

It is integrated circuit with programmable gates with divided in to and array in to or array.

Device	AND-array	OR-array
Prom	fixed	Programmable
PLA	Programmable	programmable
PAL	Programmable	fixed




⊗ ROM is the NON Volatile memory


⊗ RAM is the Volatile memory

3. Implement the combination with a PLA having 3 input, 4 product terms and 2 output of the Product  $f_1(A, B, C) = \sum m(3, 5, 6, 7)$


$$f_2(A, B, C) = \sum m(0, 2, 4, 6)$$



$$f_1 = BC + AB + AC$$




$$f_2 = \overline{A}C + AC + \overline{A}B$$



$$f_1 = (B+C)(A+B)(A+C)$$

$$f_2 = (\overline{B}+C)(\overline{A}+B)(\overline{A}+C)$$



$$f_2 = (\overline{A} + \overline{B} + C)(B + \overline{C})$$

$$(A + \overline{C})$$

$$f_2 = (\overline{A} + \overline{B} + C) + (B + \overline{C}) + (\overline{A} + \overline{C})$$

Programmable table:

$$f_1 = \overline{B}C + \overline{A}B + \overline{A}C$$

Product term

$$\overline{B}C$$

$$\overline{A}C$$

$$\overline{A}B$$

$$ABC$$

A B C

$$0 0 0$$

$$0 0 1$$

$$0 1 0$$

$$1 1 1$$

$f_1(C)$

$$1$$

$$1$$

$$1$$

$$0$$

$f_2(C)$

$$1$$

$$1$$

$$0$$

$$1$$


Q design a logic circuit for the following boolean expression using P row.  $f_1(x,y,z) = \sum_m(0,1,2,5,7)$

$$f_2(x,y,z) = \sum_m(1,2,4,6)$$

sol:

Step 1:

	x	y	z	f <sub>1</sub>	f <sub>2</sub>
$\bar{x}\bar{y}\bar{z}$	0	0	0	1	0
$\bar{x}\bar{y}z$	0	0	1	1	1
$\bar{x}y\bar{z}$	0	1	0	1	1
	0	1	1	0	0
$x\bar{y}\bar{z}$	1	0	0	0	0
	1	0	1	1	0
$x\bar{y}z$	1	1	0	0	1
$xy\bar{z}$	1	1	1	1	0




Sol 5


$$f_1(A, B, C) = \sum m(1, 2, 4, 6)$$

$$f_2(A, B, C) = \sum m(0, 1, 6, 7)$$


$$f_3(A, B, C) = \sum m(2, 6)$$



$$f_1 = B\bar{C} + \bar{C}A + \bar{B}C\bar{A}$$



$$\bar{B}\bar{A} + B\bar{A}$$



$$f_3 = B\bar{C}$$

Present state term	Input			output		
	A	B	C	$f_1$	$f_2$	$f_3$
$B\bar{C}$	—	1	0	1	0	1
$\bar{C}A$	—	—	0	1	0	0
$\bar{B}C\bar{A}$	0	0	1	1	0	0
$\bar{B}\bar{A}$	0	0	—	0	1	0
$BA$	1	1	—	0	1	0

date  
06/06/2022

\* A combinational logic circuit has 4 input and two o/p's. The o/p is 1, gives 1 o/p when the i/p combination is greater than or equal to 100<sup>1</sup> and the o/p<sup>2</sup> gives high o/p when i/p combination is < 1001. implement the circ with PLA


Sol <sup>n</sup>	A	B	C	D	f <sub>1</sub>	f <sub>2</sub>
0	0	0	0	0	0	1
1	0	0	0	1	0	1
2	0	0	1	0	0	1
3	0	0	1	1	0	1
4	0	1	0	0	0	1
5	0	1	0	1	0	1
6	0	1	1	0	0	1
7	0	1	1	1	0	1
8	1	0	0	0	1	0
9	1	0	0	1	1	0
10	1	0	1	0	1	0
11	1	0	1	1	1	0
12	1	1	0	0	1	0
13	1	1	0	1	1	0
14	1	1	1	0	1	0
15	1	1	1	1	1	0

$$f_1(A, B, C, D) = \sum m(9, 10, 11, 12, 13, 14, 15) = AB + AD + AC$$

$$f_2(A, B, C, D) = \sum m(0, 1, 2, 3, 4, 5, 6, 7, 8) = \bar{A} + \bar{B} \bar{C} \bar{D}$$

Date  
16/08/2022

## Serial - in - Parallel - out - shift - Register



VHDL code:

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
entity SIPO is
```

```
Port ( clk, clear : in std_logic;
```

```
      data : in std_logic;
```

```
      Q : out std_logic_vector (3 down to 0)
```

```
    end SIPO
```

```
Architecture arch of SIPO is
```

```
begin
```

```
  process (clk)
```

```
  begin
```

```
    if clear = '1' then
```

```
      Q = "0000"
```

```
    else if (clk'event and clk = '1') then
```

```
      Q(3 down to 1) <= Q(2 down to 0);
```

```
      Q(0) <= data;
```

```
    end if
```

```
  end process
```

```
end arch
```




Step-3: PLA Programmable table

Present term	Input			Output	
	A	B	C	$f_1$	$f_2$
$A\bar{B}$	1	0	—	1	0
$AC$	1	—	1	1	1
$BC$	—	1	1	0	1

$A=1$   
 $\bar{B}=0$

$A=1$   
 $\bar{B}=0$

Step-4: logic diagram



Implement the combinational circuit for the function using PLA  $f_1(A,B,C) = \sum m(1,2,4,6)$ ;  $f_2(A,B,C) = \sum m(0,1,6,7)$ ,  $f_3(A,B,C) = \sum m(2,6)$

Date  
01/06/2022

Implement the combinational circuit for the function

using  $PLAF_1(A, B, C) = \sum m(4, 5, 7)$

$f_2(A, B, C) = \sum m(3, 5, 7)$

Sol:

Step 1:

input			output	
A	B	C	$f_1$	$F_2$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Step 2:

k-map simplification

$f_1$

A \ BC	00	01	11	10
0	0	0	0	0
1	0	1	1	0

$f_1 = A\bar{B} + AC$

$f_2$


A \ BC	00	01	11	10
0	0	0	1	0
1	0	1	1	0

$f_2 = AC + BC$



Product

	a	b/p <sub>c</sub>	d	f <sub>1</sub>	f <sub>2</sub>
A B	1	1	-	1	0
A D	1	-	-	1	0
A C	1	-	1	1	0
$\bar{A}$	0	-	-	0	1
$\bar{B} \bar{C} \bar{D}$	-	0	0	0	1



7) Design a BCD to excess 3 code converter using PAL (Programmable array logic)

B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

~~24~~

$$e_3(B_3 B_2 B_1 B_0) = \Sigma m(5, 6, 7, 8, 9) = B_3 + B_2 B_0 + B_2 B_1$$

	$B_1 B_0$			
	00	01	11	10
$B_3 B_2$				
00				
01		1	1	1
11	X	X	X	X
10	1	1	X	X

$$e_2(B_3 B_2 B_1 B_0) = \Sigma m(1, 2, 3, 4, 9) = B_1 \bar{B}_2 + \bar{B}_0 \bar{B}_2 + B_2 \bar{B}_0 \bar{B}_1$$

$$e_1(B_3 B_2 B_1 B_0) = \Sigma m(0, 3, 4, 7, 8) = \bar{B}_0 \bar{B}_1 + B_0 B_1$$

$$e_0(B_3 B_2 B_1 B_0) = \Sigma m(0, 2, 4, 6, 8) = \bar{B}_0$$

⑧ difference b/w PROM, PLA & PAL

PROM

- 1) fixed AND array  
programmable OR array
- 2) All the minterms are decoded
- 3) only boolean function in standard SOP form can implemented
- 4) PROM very cheaper for IC's

PLA

- 1) Both AND & OR are programmable
- 2) AND array can be programmed to get desired minterm
- 3) any boolean function in SOP form can be implemented

PAL

- 1) Programmable AND array & fixed OR array
- 2) It is also cheaper

## PIPO

entity PIPO is

Port ( CLK : in std-logic

D : in std-logic-vector (3 down to 0) ;

Q : out std-logic-vector (3 down to 0) ; )

end PIPO

architecture arch of PIPO is

begin

Process (CLK)

begin

if (CLK'event and CLK = '1') then

Q ≤ D ;


end if

end process

end arch

Synchronous → Common  
CLK Pulse

## synchronous up counter



library ieee;

use ieee.std-logic-1164.all;


entity upcounter is

Port ( CLK, RST : in std-logic


count : in out std-logic-vector (3 down to 0) ;

end up counter.

## SPLD



### Basic macro cell logic



A SPLD has


from 3 to 10 macro cells unity on IC.

- ① A dynamic hazard is defined as a transition change occur in 3 or more times at an o/p terminal of a logic network, when the o/p is supposed to change only 1's during a transition b/w two o/p states, differing in the value of 1 variable.
- ② essential hazard is a type of hazard that exceeds only in asynchronous sequential circuit with 2 or more feed back

Date


10/06/2022

Dynamic hazard (combinational circuit)



$$Y = (A \cdot C + B \cdot \bar{C}) \cdot (\bar{C} \cdot \bar{D})$$

essential hazard (asynchronous sequential)



Sequential programmable devices

- i) sequential (or simple) programmable logic device
- ii) complex programmable logic devices (CPLD)
- iii) field-programmable logic device



commercial CPLDs have up to 50 PLO blocks

Date  
15/06/22

## UNIT-5

FPGA (Field Programmable Gate Array)

FPGA logic block consists configurable logic blocks (CLB)


CLB consists

- i) Lookup tables
- ii) multiplexer
- iii) gates
- iv) flip flops


family FPGA

- i) xilinx
- ii) actel
- iii) Altera

Basic Architecture of xilinx spartan



Basic FPGA Architecture (logic block)



① An essential hazard is caused by a unequal delay along 2 or more path that originate from the same input

② essential hazard cannot be converted by adding the redundant terms


③ the / problem

④ To avoid the essential hazard, each f.b ckt must be handled with the individual delay with in the feedback path is compared with delays of other signals that originate from the input terminal.

⑤ PAL (AND is programmable & OR is fixed)

⑥ PLA (OR is programmable & AND is fixed)

⑦ CPLD




⑧ / Programm

⑨ PLD can handle 10-20 logic equation

⑩ for more complex circuits complex PLD or CPLD can be used in which PLD are inter connected.




logic diagram:-




⊗ Implement the following Boolean function using

PAL  $Y(A,B,C,D) = \sum_m (2,3,8,9,10,12,13)$

$Z(A,B,C,D) = \sum_m (1,3,4,6,9,12,14)$



$$A\bar{C} + \bar{A}BC + \bar{B}C\bar{D}$$



$\Rightarrow 4 \Rightarrow \text{mirror}$


$$= B\bar{D} + \bar{B}\bar{C}D + \bar{A}B$$

⊗ FPGA consists of an array of 100 or 1000 of logic blocks surrounded by a programmable I/P & O/P blocks connected together. The term of field Programmable programming in the field.

⊗ modified the device function (user friendly)

⊗ In expensive, easy radiation of logic network in the hard ware

### Configurable logic block (CLB)



⊗ This architecture for XC-4000 (Xilinx)

⊗ The clock speed is 80 MHz (XC-4000) speed.

⊗