

## Assignment - II

S KUNAL KESHAN  
RA2011004010051  
ECE - A.

1. Design a 4-bit magnitude Comparator to compare two four-bit numbers.

Soln. A Comparator used to compare two binary numbers each of four bit numbers is called a 4-bit magnitude Comparator. It consists of eight inputs each for two four bit numbers and three outputs,  $A < B$ ,  $A = B$  and  $A > B$ .

For  $A > B$ , can be possible in four cases.

- If  $A_3 = 1$  and  $B_3 = 0$ .
- If  $A_3 = B_3$  and  $A_2 = 1$  and  $B_2 = 0$ .
- If  $A_3 = B_3$  and  $A_2 = B_2$  and  $A_1 = 1$  and  $B_1 = 0$ .
- If  $A_3 = B_3$ ,  $A_2 = B_2$ ,  $A_1 = B_1$  and  $A_0 = 1$  and  $B_0 = 0$ .

Similarly for  $A < B$ , there are four cases.

- If  $A_3 = 0$  and  $B_3 = 1$
- If  $A_3 = B_3$ , and  $A_2 = 0$  and  $B_2 = 1$
- If  $A_3 = B_3$ ,  $A_2 = B_2$  and  $A_1 = 0$  and  $B_1 = 1$
- If  $A_3 = B_3$ ,  $A_2 = B_2$ ,  $A_1 = B_1$  and  $A_0 = 0$  and  $B_0 = 1$

The condition of  $A = B$  is only possible when all the individual bits are either 1 or 0.

From the above conditions, we get.

For  $A > B$ ,

$$F_{(A > B)} = A_3 B_3' + A_2 B_2' + A_1 B_1' + A_0 B_0'$$

For  $A < B$ ,

$$F_{(A < B)} = A_3' B_3 + A_2' B_2 + A_1' B_1 + A_0' B_0$$

For  $A = B$ ,

$$F_{(A = B)} = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$



For  $A > B$ ;


$$A > B = A_3 B_3' + A_2 B_2' + A_1 B_1' + A_0 B_0'$$

For  $A < B$ ;

$$A < B = A_3' B_3 + A_2' B_2 + A_1' B_1 + A_0' B_0$$

For  $A = B$ ;

$$A = B = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$





2. Construct a Logic Circuit for BCD to Excess-3 Converter.  
 Soln. Truth Table for BCD to Excess-3:

Decimal	BCD				Excess-3			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	X	X	X	X	X	X	X	X
11	X	X	X	X	X	X	X	X
12	X	X	X	X	X	X	X	X
13	X	X	X	X	X	X	X	X
14	X	X	X	X	X	X	X	X
15	X	X	X	X	X	X	X	X

For W:

AB \ CD	00	01	11	10
00				
01		1	1	1
11	X	X	X	X
10	1	1	X	X

$$W = A + BD + BC$$

For X:

AB \ CD	00	01	11	10
00		1	1	1
01	1			
11	X	X	X	X
10		1	X	X

$$X = BC'D' + B'D + B'C$$

For Y:

AB \ CD	00	01	11	10
00	1		1	
01	1		1	
11	X	X	X	X
10	1		X	X

$$Y = C'D' + CD$$

For Z:

AB \ CD	00	01	11	10
00	1			1
01	1			1
11	X	X	X	X
10	1		X	X

$$Z = D'$$

The expressions are,

$$W = A + BD + BC$$


$$X = BC'D' + B'D + B'C$$

$$Y = C'D' + CD$$

$$Z = D'$$




## Circuit Diagram:



3. Implement a Full adder and full subtractor using decoder.

Soln. Full Adder:


A	B	C <sub>in</sub>	S	Car
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





# Full Subtractor

A	B	C <sub>in</sub>	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



4. Implement the boolean Expression  $F(A, B, C, D) = \sum (0, 1, 3, 4, 8, 9, 13)$  Using MUX.


Soln

Truth Table.

Input				Output
A	B	C	D	
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
$\bar{A}$	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15
	1	1	0	$\bar{A}$	$\bar{A}$	0	0	A

Appropriate 8:1 MUX.





5.  
Soln

Design a 4-bit even parity generator and checker circuit.


Parity Generator Truth Table:

Input				Output
A	B	C	D	P
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

K-Map for P.

CD \ AB	00		01		11		10	
	0	1	2	3	4	5	6	7
00		1					1	
01	1			1				
11		1					1	
10	1			1				

$$\begin{aligned}
 P &= \bar{A}\bar{B}(\bar{C}D + C\bar{D}) + \bar{A}B(\bar{C}\bar{D} + CD) \\
 &\quad + A\bar{B}(\bar{C}D + C\bar{D}) + AB(\bar{C}\bar{D} + CD) \\
 &= A \oplus B \oplus C \oplus D
 \end{aligned}$$



Even Parity Generator.

The logic for 4-bit even parity checker is similar to that of the generator. Difference being that, the Parity bit is passed along with 3 bit inputs to check for error in 3 XOR Gates.




6. Construct SR flip-flop using T flip-flop.

Soln.

Inputs		Outputs	
S	R	Q	$\bar{Q}$
0	0	0	1
0	1	0	1
1	0	1	0
1	1	X	X

(No change)  
(Reset)  
(Set)  
(undefined)


Input	Output	
T	Q	$\bar{Q}$
0	0	1
1	1	0




7. Design a Synchronous Counter for sequence  $0 \rightarrow 1 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 7 \rightarrow 0$

Soln.


Present State			Next State			Excitation i/p		
A	B	C	A'	B'	C'	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1	1



$$T_A = B$$




$$T_B = \bar{B}C + \bar{A}C$$



$$T_C = \bar{B}\bar{C} + (A \oplus B)$$







8. What is Race around Condition in JK flip flop? Explain how it is rectified and also draw the timing diagram.

*Soln.* For a JK flip flop, if  $J=K=1$ , and  $clk=1$ , for a long time then the output will toggle as long as clock is high, which means the output of the flip-flop is unstable or uncertain. This is known as the race around condition.

It is rectified using Master-Slave JK flip flop. Here the clock input will be 1 for a very short time. Here 2 flip flops are used of which one is called as Master and the other as Slave.








10. Explain n-bit Johnson Counter with the following.

(i) Total number of used and unused state in n-bit Johnson Counter.

Soln: n-bit Johnson Counter is a type of counter where the inverted output of the last flip flop i.e., the complemented output of the n-th flip flop is connected to the input of the first flip flop.



(a) Used State =  $2n$ , (b) Unused State =  $(2^n - 2n)$ .

(ii) Advantages:

1. The Johnson Counter can be implemented using D and JK Flip Flop.
2. Johnson Counter is used to count data in continuous loop.
3. It is a self-decoding circuit.

(iii) Disadvantages:

1. It doesn't count in a binary sequence.
2. In this, more states remain unutilized.
3. It can be corrected for any number of binary sequence.



(iii) Applications:

1. It is used as a Synchronous decade Counter.
2. It is used in ASIC and FPGA designing.
3. It is used to divide the frequency of clock signal by varying their feed back.