

Unit - II FET Amplifiers

Overview of FET DC circuit Analysis: Although the major use of MOSFET is in digital applications, they are also used in linear amplifiers.

Graphical Analysis & load line

NMOS - Common Source Ckt.





Fig. shows an NMOS common source circuit with a time varying voltage source in series with dc voltage source.

We assume that time varying i/p is sinusoidal
* For op to be a



linear function of the i/p voltage, the transistor must be biased in the saturation region.

$V_{GS} \uparrow \Rightarrow V_{DS} \downarrow \Rightarrow I_D \uparrow$
If $V_i \rightarrow$ i.e., Qpt goes down the load line

The sinusoidal variations in V_{GS} , i_D & V_{DS} are shown.

* As V_{GS} increases, V_{DS} reduces & i_D increases
 If V_i is negative, the Q point moves down the load line.

* For FET to operate as a linear amplifier, the transistor must be biased in the saturation region & i_D & V_{DS} must be confined to the saturation region.

Transistor parameters

The instantaneous gate to source voltage is

$$V_{GS} = V_{GSQ} + V_i = V_{GSQ} + V_{gs} \rightarrow (1)$$

$V_{GSQ} \rightarrow$ dc component

$V_{gs} \rightarrow$ ac component

The instantaneous drain current

$$i_D = k_n (V_{GS} - V_{TN})^2 \rightarrow (2)$$

Substituting Equation (1) into (2)

$$\begin{aligned} i_D &= k_n [V_{GSQ} + V_{gs} - V_{TN}]^2 \\ &= k_n [(V_{GSQ} - V_{TN}) + V_{gs}]^2 \rightarrow (3a) \end{aligned}$$

$$\begin{aligned} (3a) \quad i_D &= k_n \left[\underbrace{(V_{GSQ} - V_{TN})^2}_{1^{st}} + \underbrace{2(V_{GSQ} - V_{TN})V_{gs}}_{2^{nd}} + \underbrace{V_{gs}^2}_{3^{rd}} \right] \\ &\rightarrow (3b) \end{aligned}$$

In equation (3b)

1st term is the dc or quiescent drain current i_{DQ} .

2nd term \rightarrow time varying drain current component that is linearly related to v_{gs} .

3rd term \rightarrow proportional to the square of signal voltage.

For sine i/p, This squared term produces undesirable harmonics, or non linear distortion in the o/p voltage.

To minimise the harmonics, we require

$$V_{gs} \ll 2(V_{gsQ} - V_{TN}) \rightarrow (4)$$

Eqn (4) represents the small signal condition that must be satisfied by all linear amplifiers.

Neglecting V_{gs}^2 term,

$$i_D = I_{DQ} + i_d$$

linearity \rightarrow total current can be separated into a dc & ac component. The ac-component of drain current is given by

$$i_d = 2K_n(V_{gsQ} - V_{TN})v_{gs}$$

$$\frac{i_d}{v_{gs}} = \boxed{g_m = 2K_n(V_{gsQ} - V_{TN})} \rightarrow (5)$$

g_m = transconductance is a transfer coefficient relating output current to input voltage and can be thought of as the gain of the transistor

$$g_m = \frac{\partial I_D}{\partial v_{gs}} \Big|_{v_{gs} = V_{gsQ} = \text{constant}} = 2K_n(V_{gsQ} - V_{TN})$$

From (2) $i_D = K_n (v_{gs} - V_{TN})^2$


$$i_{DQ} = K_n (v_{gsQ} - V_{TN})^2$$

$$\therefore v_{gsQ} - V_{TN} = \sqrt{\frac{i_{DQ}}{K_n}}$$

Sub in (5)

$$g_m = 2K_n \sqrt{\frac{i_{DQ}}{K_n}} = 2\sqrt{K_n i_{DQ}}$$

$$g_m = 2\sqrt{K_n i_{DQ}}$$



If v_{gs} is small, g_m is constant. With a point in the saturation region, the transistor operates as current

source that is linearly controlled by v_{gs} .

$g_m \propto K_n$ (function of width to length ratio)

When the width of the transistor increases the gain increases.



Small signal equivalent circuit :-

$$V_{DS} = V_{DD} - i_D R_D$$


$$V_o = v_{ds} = -i_D R_D$$

$$i_d = g_m v_{gs}$$

$$v_{gs} = v_i$$



Expanded small signal equivalent circuit



N-channel MOSFET.


AC Analysis of Basic MOSFET Amplifier configuration using classical discrete circuit bias arrangement

MOSFET is a 3 terminal device. It has the

following configurations:

- Common Source
- Common Drain
- Common Gate

The Common Source Amplifier




* Assume that the transistor is biased in saturation region by R_1 & R_2 & signal frequency is sufficiently large for coupling capacitor to act

essentially as a short circuit.

* The signal source is represented by Thevenin's equivalent circuit, in which the signal voltage source V_i is in series with an equivalent resistor R_{si} .

R_{si} should be less than $R_i = R_1 || R_2$ to minimise loading effect.



Voltage gain A_v

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} \times (r_o || R_D)$$


$$V_{gs} = \frac{V_i \times R_i || R_2}{R_{si} + R_i || R_2}$$

Sub in V_o

$$\therefore V_o = -g_m (R_o \parallel R_D) \frac{V_i \times (R_1 \parallel R_2)}{R_1 \parallel R_2 + R_{Si}}$$

$$A_v = \frac{V_o}{V_i} = -g_m (R_o \parallel R_D) \frac{(R_1 \parallel R_2)}{R_1 \parallel R_2 + R_{Si}}$$

$$V_{ds} = -I_d R_D$$



* Transistor should be biased in saturation & Q-point must be near the middle of the saturation region.

* i/p signal must be small for linear amplification.

Input resistance

$$R_i = R_1 \parallel R_2$$


low frequency input resistance looking into the gate of MOSFET is ∞ .

Output Resistance :- is found by setting $V_i = 0 \Rightarrow V_{GS} = 0$


$$\therefore R_o = R_D \parallel r_o$$

Common Source Amplifier with Source Resistor

R_s tends to stabilise the Q-point against variations in transistor parameters. But it reduces the gain.



Equivalent Circuit



Voltage Gain A_v

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} R_D$$

$$V_i = V_{gs} + g_m V_{gs} R_s$$
$$= V_{gs} (1 + g_m R_s)$$

$$V_{gs} = \frac{V_i}{1 + g_m R_s}$$


$$V_o = \frac{V_i}{1 + g_m R_s} (-g_m R_D)$$

$$\therefore A_v = \frac{V_o}{V_i} = \frac{-g_m R_D}{1 + g_m R_s}$$


Common Source Circuit with Source Bypass Capacitor

A source capacitor added to the common source circuit with a source resistor will minimise the loss in the small signal voltage gain, while maintaining Q-point stability.

For analysis, if the frequency is sufficiently large, the bypass capacitor acts as a short circuit.



Equivalent Circuit



Voltage Gain A_v

$$A_v = \frac{V_O}{V_i}$$

$$V_O = -g_m V_{GS} R_D$$


$$V_i = V_{GS}$$

$$\therefore A_v = \frac{V_O}{V_i} = -g_m R_D$$

$$\boxed{A_v = -g_m R_D}$$

Examples :-

- ① Determine the small signal voltage gain and input & output resistances of CE amplifier.



$$V_{TN} = 1.5V$$

$$K_n = 0.5 \text{ mA/V}^2$$

$$\mu = 0.01 \text{ V}^{-1}$$

Solution :-

$$A_v = -g_m (r_o \parallel R_D) \frac{R_i}{R_i + R_{s_i}}$$

$$g_m = 2K_n (V_{GSQ} - V_{TN})$$

$$r_o = [\mu I_{DQ}]^{-1}$$

To find V_{GSQ} & I_{DQ}

$$V_{GSQ} = \left(\frac{R_2}{R_1 + R_2} \right) V_{DD} = \left(\frac{29.1}{70.9 + 29.1} \right) (10) = 2.91$$

$$I_{DQ} = K_n (V_{GSQ} - V_{TN})^2 = (0.5) (2.91 - 1.5)^2 = 1 \text{ mA}$$

To find g_m & r_o :

$$g_m = 2K_n (V_{GSQ} - V_{TN})$$

$$= 2 (0.5) (2.91 - 1.5) = 1.41 \text{ mA/V}$$

$$r_o = [\mu I_{DQ}]^{-1} = [(0.01) (1)]^{-1} = 100 \text{ K}\Omega$$

To calculate A_v :

$$A_v = -g_m (r_o \parallel R_D) \left(\frac{R_i}{R_i + R_{s_i}} \right)$$

$$= (-1.41)(100 \parallel 5) \left(\frac{20.6}{20.6 + 4} \right)$$

$$A_v = -5.62$$


Input resistance

$$R_i = R_1 \parallel R_2 = 70.9 \parallel 29.1 = 20.6 \text{ k}\Omega$$

O/P resistance

$$R_o = R_D \parallel r_o = 5 \parallel 100 = 4.76 \text{ k}\Omega$$

② Determine a small signal voltage gain of CS circuit containing a source resistor. (9)



$$V_{TN} = 0.8 \text{ V}$$

$$k_n = 1 \text{ mA/V}^2$$

$$\lambda = 0$$

$$V_{DSQ} = 1.5 \text{ V}$$

$$I_{DQ} = 0.5 \text{ mA}$$


$$V_{DSQ} = 6.25 \text{ V}$$

$$g_m = 2k_n (V_{GS} - V_{TN})^2 = 2(1)(1.5 - 0.8) = 1.4 \text{ mA/V}$$

$$r_o = [\lambda I_{DQ}]^{-1} = \infty$$

To find A_v :
$$A_v = \frac{-g_m R_D}{1 + g_m R_S} = \frac{-(1.4)(7)}{1 + (1.4)(0.5)} = -5.76$$

③ Determine the small signal voltage gain of CS circuit with source bypass capacitor.



$$V_{TN} = 0.8V$$

$$K_n = 1 \text{ mA/V}^2$$

$$\lambda = 0$$

$$I_{DQ} = 0.5 \text{ mA}$$

Solution:-

$$I_{DQ} = I_Q = K_n (V_{GSQ} - V_{TN})^2$$

$$0.5 = (1) (V_{GSQ} - 0.8)^2 = 1.51V$$




$$g_m = 2K_n (V_{GSQ} - V_{TN}) = 1.4$$

To find A_v .

$$A_v = \frac{V_o}{V_i} = -g_m R_D = -(1.4)(7) = -9.8$$

Common Drain Circuit: The Source Follower

The output is taken off the source with respect to ground and the drain is connected to V_{DD} directly. Since V_{DD} becomes ground in ac analysis we have the name common drain. The more common name is source follower.



$$A_v = \frac{V_o}{v_i}$$

$$V_o = g_m v_{gs} (R_s || r_o)$$

$$v_{in} = \frac{v_i \times R_1 || R_2}{R_{si} + R_1 || R_2} \rightarrow (1)$$

But

$$v_{in} = v_{gs} + (g_m v_{gs}) (R_s || r_o)$$

$$v_{in} = v_{gs} [1 + g_m (R_s || r_o)]$$

$$v_{gs} = \frac{v_{in}}{1 + g_m (R_s || r_o)}$$

Sub in \$V_o\$

$$V_o = \frac{g_m v_{in} (R_s || r_o)}{1 + g_m (R_s || r_o)} \rightarrow (2)$$

Substitute (1) in (2)

$$V_o = \frac{g_m V_i (R_1 \parallel R_2) (R_s \parallel R_o)}{(R_{s_i} + R_1 \parallel R_2) (-1 + g_m (R_s \parallel R_o))}$$

$$A_v = \frac{V_o}{V_i} = \frac{g_m (R_s \parallel R_o)}{1 + g_m (R_s \parallel R_o)} \cdot \frac{R_1 \parallel R_2}{R_{s_i} + R_1 \parallel R_2}$$

(or)

$$A_v = \frac{R_s \parallel R_o}{\frac{1}{g_m} + (R_s \parallel R_o)} \cdot \frac{R_1 \parallel R_2}{R_{s_i} + R_1 \parallel R_2}$$

- * magnitude of voltage gain is always less than unity.
- * o/p resistance is less than that of common source circuit.


Input Impedance

$$R_i = R_1 \parallel R_2$$

Output Impedance

A small o/p resistance is desirable when the circuit is to act as ideal voltage source & drive load circuit without suffering loading effects.

To find the o/p resistance let $V_i = 0$ & test voltage is applied to the o/p.



$$R_o = \frac{V_x}{I_x}$$

$$V_x + V_{gs} = 0$$

$$\therefore V_x = -V_{gs} \text{ or } V_{gs} = -V_x$$

Apply KCL at the o/p terminal

$$I_x + g_m V_{gs} = \frac{V_x}{r_o} + \frac{V_x}{R_s}$$

Sub $V_{gs} = -V_x$ in the above equation

$$I_x = \frac{V_x}{r_o} + \frac{V_x}{R_s} + g_m V_x$$

$$I_x = V_x \left[\frac{1}{r_o} + \frac{1}{R_s} + g_m \right]$$

$$V_x = I_x \left(r_o \parallel R_s \parallel \frac{1}{g_m} \right)$$



$$R_o = \frac{V_x}{I_x} = (r_o \parallel R_s \parallel \frac{1}{g_m})$$

Common Gate Configuration

- * The input is applied to the ^{source} terminal and gate is at signal ground.
- * Biasing current I_Q .

Circuit Diagram & Small Signal Equivalent

Circuit



Voltage Gain

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (R_D \parallel R_L)$$

$$V_i' = I_i R_{s1} - V_{gs}$$

$$I_i = -g_m V_{gs}$$

$$V_i = -g_m V_{gs} R_{s1} - V_{gs}$$

$$V_i = -V_{gs} [1 + g_m R_{s1}]$$

$$V_{gs} = \frac{-V_i}{1 + g_m R_{s1}}$$

Sub in V_o :


$$V_o = \frac{+g_m V_i (R_D \parallel R_L)}{1 + g_m R_{s1}}$$

$$A_v = \frac{V_o}{V_i} = \frac{g_m(R_D \parallel R_L)}{1 + g_m R_{S1}}$$

Since the gain is positive input & o/p signals are in phase.

Current Gain (A_i)

In many cases the signal i/p to common gate circuit is a current.



$$A_i = \frac{I_o}{I_i} \quad I_o = -g_m V_{GS} \times \frac{R_D}{R_D + R_L} \quad \text{--- (1)}$$

Apply KCL to the i/p:

$$I_i + \frac{V_{GS}}{R_{S1}} + g_m V_{GS} = 0$$

$$V_{GS} \left(\frac{1}{R_{S1}} + g_m \right) = -I_i$$

$$V_{GS} \left(\frac{1 + g_m R_{S1}}{R_{S1}} \right) = -I_i \Rightarrow V_{GS} = \frac{-I_i \times R_{S1}}{1 + g_m R_{S1}} \quad \text{--- (2)}$$

$$I_o = \frac{g_m R_D}{R_D + R_L} \frac{R_{S1}}{1 + g_m R_{S1}} I_i$$

$$A_i = \frac{I_o}{I_i} = \frac{g_m R_D R_{Si}}{(R_D + R_L)(1 + g_m R_{Si})}$$

When $R_D \gg R_L$ &

$$g_m R_{Si} \gg 1$$

$$A_i \approx 1 \text{ for CG circuit.}$$

Input Impedance

- * The input resistance is low.
- * If the i/p signal is current, then low i/p resistance has an advantage.

$$R_i = \frac{-V_{gs}}{I_i}$$

$$I_i = -g_m V_{gs}$$

$$\therefore R_i = \frac{-V_{gs}}{-g_m V_{gs}} = \frac{1}{g_m}$$


$$R_i = \frac{1}{g_m}$$

Output Resistance

$$R_o = R_D$$

Source Follower Amplifier

- 1) Calculate the small signal voltage gain, input & OP resistance of the source follower circuit.



$$\begin{aligned} V_{TN} &= 1.5V \\ K_n &= 4\text{mA/V}^2 \\ d &= 0.01\text{V}^{-1} \end{aligned}$$

Solution :-

$$I_{DQ} = 7.97\text{mA}$$

$$V_{asQ} = 2.91\text{V}$$

$$g_m = 2K_n(V_{asQ} - V_{TN}) = 2(4)(2.91 - 1.5) = 11.3\text{mA/V}$$

$$r_o \approx [d I_{DQ}]^{-1} = [(0.01)(7.97)]^{-1} = 12.5\text{k}\Omega$$

$$R_i = R_1 \parallel R_2 = 162 \parallel 463 = 120\text{k}\Omega$$

Voltage gain Av

$$A_v = \frac{g_m(R_s \parallel r_o)}{1 + g_m(R_s \parallel r_o)} \cdot \frac{R_i}{R_i + R_s}$$

$$= \frac{(11.3)(0.75 \parallel 12.5)}{1 + (11.3)(0.75 \parallel 12.5)} \cdot \frac{120}{120 + 4} = 0.860$$

$$\underline{R_i} = R_1 \parallel R_2 = 120\text{k}\Omega$$


$$R_{o1} = \frac{1}{g_m} \parallel R_s \parallel r_o = \frac{1}{11.3} \parallel 0.75 \parallel 12.5$$

$$R_o = 0.0787 \text{ K}\Omega = 78.7 \text{ K}\Omega$$

Since R_o is less, source follower acts like a voltage source.

Common Gate Amplifier

- ① For the common gate circuit, determine the output voltage for a given i/p current.



The circuit parameters are:

$I_Q = 1 \text{ mA}$, $V^+ = +5 \text{ V}$, $V^- = -5 \text{ V}$, $R_G = 100 \text{ K}\Omega$, $R_D = 4 \text{ K}\Omega$, $R_L = 10 \text{ K}\Omega$, The transistor parameters are $V_{TN} = 1 \text{ V}$, $k_n = 1 \text{ mA/V}^2$, and $\lambda = 0$. Assume the i/p current is $100 \sin \omega t \text{ }\mu\text{A}$ & $R_{si} = 50 \text{ K}\Omega$.

Solution:

$$I_Q = I_{DQ} = k_n (V_{GSQ} - V_{TN})^2$$

$$1 = 1 (V_{GSQ} - 1)^2$$

$$V_{GSQ} = 2 \text{ V}$$

$$g_m = 2 \text{Kn} (V_{GSQ} - V_{TN}) = 2(1) (2-1) = 2 \text{mA/V}$$

From A_i , we can write —

$$I_o = I_i \left(\frac{R_D}{R_D + R_L} \right) \left(\frac{g_m R_{Si}}{1 + g_m R_{Si}} \right)$$

$$V_o = I_o R_L$$

$$V_o = I_i \left(\frac{R_D}{R_D + R_L} \right) \left(\frac{g_m R_{Si}}{1 + g_m R_{Si}} \right) \times R_L$$

$$= \left[\frac{(10)(4)}{4+10} \right] \left[\frac{(2)(50)}{1+(2)(50)} \right] (0.1) \sin \omega t$$


$$V_o = 0.283 \sin \omega t \quad \text{V}$$

Output Coupling Capacitor : Common Source Ckt :-

Fig shows a common source MOSFET with O/P coupling capacitor.

* $R_{Si} \ll R_{Gi} \therefore R_{Si}$ is neglected.

* O/P is connected to the load through a coupling capacitor.



The maximum O/P voltage assuming C_c is a short circuit is,

$$|V_o|_{\max} = g_m V_{gs} (R_D \parallel R_L)$$

$$V_i = V_{gs} + g_m V_{gs} R_s$$

$$V_i = V_{gs} (1 + g_m R_s) \Rightarrow V_{gs} = \frac{V_i}{1 + g_m R_s}$$

$$V_o = \frac{g_m V_i}{1 + g_m R_s} (R_D \parallel R_L)$$

$$\boxed{\frac{V_o}{V_i} = A_{v_{\max}} = \frac{g_m (R_D \parallel R_L)}{1 + g_m R_s}}$$

The time constant is a function of the effective resistance seen by capacitor C_c , which is determined by setting independent sources equal to zero.

$$V_i = 0, g_m V_{gs} = 0 \text{ then}$$

$$\tau_s = C_c (R_D + R_L)$$

$$\boxed{f_L = \frac{1}{2\pi\tau_s}}$$


Load capacitor Effects:-

* Fig shows a MOSFET Common Source Amplifier with a load resistor R_L & a load capacitor C_L connected to the o.p.

* For the ac equivalent circuit V_o is assumed to be ∞ .

* The circuit is like a Low pass filter.

* At high frequencies C_L decreases & acts as a shunt between o/p & ground, & the o/p voltage is zero.



* The equivalent resistance seen by load capacitor C_L is $(R_D || R_L)$.

* Since we set $V_i = 0$ then $g_m V_{gs} = 0$ which means that the dependant current source does not affect the equivalent resistance.

Time constant

$$\tau_p = (R_D || R_L) C_L$$

The maximum gain asymptote with C_L is open circuit, is


$$(A_v)_{\max} = \frac{g_m (R_D || R_L)}{1 + g_m R_s}$$

(Note: derivation done already. Refer.)

same (Av)

Examples:

- ①. The circuit shown below is to be used as a simple audio amplifier. Design the circuit such that the lower corner frequency $f_L = 20 \text{ Hz}$.



Solution:

$$f_L = \frac{1}{2\pi\tau_s} \Rightarrow \tau_s = \frac{1}{2\pi f} = \frac{1}{2\pi(20)} = 7.96 \text{ ms}$$

$$C_c = \frac{\tau_s}{R_D + R_L} = \frac{7.96 \times 10^{-3}}{6.7 \times 10^3 + 10 \times 10^3} = 4.77 \times 10^{-7} \text{ F}$$

$$C_c = 0.477 \mu\text{F}$$

- ② Determine the corner frequency & max. gain asymptote of a MOSFET amplifier