18ECC103J- Digital Electronic Principles

Assignment - II

1. Design a 4-bit magnitude Comparator to Compare two four-bit number S KUNAL KESHAN RAZONOOHOLOOSI ECE-A.

Soln-

A Comparator used to compare two binary numbers each of four bit numbers is called a 4-bit magnitude Comparator It (orisists of eight inputs each for two four bit numbers and three outputs, ALB, A=B and A7B.

For A 7 B, con be possible in hour Cases.

- a) Il A3 = 1 and B3 = 0.
- b) I/ As = Bs and Az = 1 and Bz = 0.
- c) If A3 = B3 and A2 = B2 and A1=1 and B1=0.
- d) If A3=B3, A2=B2, A1=B and A0=1 and B0=0.

Similarly for AKB, there are bour cases.

- a) Il As = 0 and B3 = 1
- b) If A3 = B3, and Az = 0 and Bz = 1
- C) JR Az= Bz, Az= Be and A,=0 and B=1
- d) Id As : Bs , Az : Bz , A1 = B and Ao = O and Ao 1

The condition of A=B is only possible when all the individual bits one either 1 at 0.

From the above Conditions, we get.

For A 7B;

F(A)B) = A3B2 + A2B2 + A1B1 + A0B0

FCACB) = A3 B3 + A2 B2 + A, B, + A3 B.

For A=B;

F(A=B)= (A3 O B3)(A2 O B2) (A, OB,) (A0 O B0)

For A 7 B;


A7B = A3B3. + A2B2. + A1B1 + A-B0

for A < B;

ACB= A'3 B3 + A2 B2 + A1 B1 + A5 B0.

For A=B;

A=B= (A3 0 A2)(A2 0 B2)(A1 0 B1)(A. 6 B6).




A LEAD MEAN AND A SALES


2. Construct a logic Circuit la BCD la Excess -3 Converter.


Soln. Truth Table Bon BCD to Excess-3.

	-	-	THE PERSON NAMED IN COLUMN		Appropri	ertaction .			
Decimal			C 1)		Excess -3			
0	0	8	0	0		WO	×		Y Z
1	0	0	0	1	-	0	1	•	0
2	0	0	ı	0	-	0	1	() 1
3	0	0	1			0	1	1	0
4	0	1	0	0	metro igo				
S	0	1	0	1	1	0	1	- 1	1
6	0	1	1	0	-	1	0	0	0
1	0	1	1	1		1	0	0	
8	1	0	0	0	-	1	0	1	0
9	1	0	0	1	-	1	0	0	0
10	X	Ø	X	×	1	×	×	×	x
11	X	×	X	X	-	×	×	×	x
12	X	X	×	×	1	× >	<	X	x
13	X	X	×	X	1	× ×		×	x
14	X	X	X	×	1	x x		X	x
15	χ	X	X	У	1	× x		×	×

for	W:			
ABCO	50	01	N	10
00				
01	NI CLEAN DO NOT A RECORD	171		1
"	×	X	X	X
10	(1	1	×	X
	IAL: A	+ Bn	+ BC	-







The expressions are,


W= A+BD+BC.

X = BC'D' + B'D + B'C.

Y = C'D' + CD

Z = 0'


Circuit Diagram



3. Saln Implement a Gull addet and Gull Subtractor using decoder.

Full Adder


A	В	Cin	S	Cat
0	0	0	0	0
0	0	1	11	0
0	1	0	1	0
c) 1	- 1	0	1
- 1	0	0	1	0
	10	1	0	ľ
	1 1	0	0	r
	1 1	1		ı



(5)

Full Subtractor.

A	B	Cin	1 0	β.
0	0	0	0	0
O	0	1	1	No.
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
t	0	1	0	0
1	1	0	0	0
1	1	1	1	1



4.


Implement the boodern Expression FCA,B,C,D) = & (0,1,3,4,8,919)
Using MUX.

Soln Troth Taloge.

	Inhut									
A	В	C	D							
0	0	0	0	11						
U	0	0	1	1						
0	0	1	0	0						
0	0	1	1	1						
0	1	0	0	1						
0 0	1	0	1	0						
6	1	J	0	0						
0	1)	1	0						
1	0	0	0	1						
1	0	0	1	and an						
1	0	1	0	0						
+	0	1	1	D						
1	1	0	0	0						
	1	0	1	O						
	1	1	0	0						

	I Io	II	Iz	J ₃	1 14	1 Js	1 5	J,
Ā	6	1	2	3	19	5	6	7
A	8	9	10	11	12	13	14	0
	1	1	0	A	Ā	0	0	A

Appropriate 8:1 Mux.




Soln.


Design a 4-bit even parity generator and Obecker Circuit.

Parity Generator Truth Table

P. C.	Circle			and a second control of the second control o
	In	Output		
A	В	C	D	P
0	0	0	D	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	(0	1	0
0	1	- (0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	-1	1	1
1-	1	0	0	0
1	1	0	1	1
	i		0	1
1	1	,	1	0



P= \(\bar{A}B(\bar{C}O + C\bar{O}) + \bar{A}B(\bar{C}O + C\bar{O}) \\
+ \(ABC \bar{C}O + C\bar{O}) + \(A\bar{B} \) (CO + \(C\bar{O}) \\
= \(A \bar{B} \bar{B} \bar{C} \bar{C} \bar{D} \)



Even Parity Generator.

The logic for 4-bit own painty cheeker is Similar to that of the generator Dibberence being that, the Painty bit is passed a log with 3 bit inputs to check on ether in 3 XOR Grates. 6


Construct SR alip- alop using T- gain alop-


poln

Inho	18	10	output	5	
S	R	0		ā	
0	0	0		•	(No Chay)
0	1	0		1	(Rusct)
1	0	1		0	(60)
1	1	x		х	(contestined)
Inhi	ıt	0	othot	7	ak a
T		0	ō		cen
0		0	1		T
1		1	0	1	A Comment of the Comm

7. Soln Design a Synchronous Counter Our Jequene 0 >1 -3 - 4 ->5 -> 7-0.

	Present State			Next State				Excitation i/P			
L	1	B	С		A ^t	B+	C+		TA	TB	Tc
	0	0	0		0	0	- 1	,	0	0	1
	0	0	1		0	١	1		0	1	0
	0	1	1		1	0	0		1	1	1
	•	0	0		1	0	1		1	0	0
	ı	0	1		ı	- 1	1		0	1	







What is Race around Condition in JK Alih Blop? Experin how it is redigied and also draw the timing diagram.

for a JK plin lest, il. J=K=1, and oth=1, bx a bng time then of output will toggle or close as Clock is hish, which means the output of the plin-blok is unstable or uncertain. This is known as the face abound Condition.

It is hedfilied using Master-Slave JK-Dehplop. Here the Clock input will be I for a very Short time. Here 2 dein looks are used of which one is called as Master and the other as Slove.



Boln.




Explair n- bit Johnson Counter with the pollowy 10.

Total number of used and unused state in n-bit Johson Counter (i)

n-bit Johan Counter is a type of Counter where the greeted output of the last Olih Obh ie, the confermented author of the non -blip Oct

is Connected to the input of the airst alah alah.



(i) Advantages

Sala

1. The Johnson Counter Can be unprecented using D and Jk Flip Flop

2. Johnson counts is used to count deta in continous lon.

3 TH is a sell decoding Circuit

6. Disadvantas

1 It doon't last in a binary bequence.

2 on this, more states bemain unute ared.

an be correstioned for any number of binary sequence

(iii) Applications.

1. It is used as a Synchionous becade counter.

2. It's used in ASIC on FFGA designing.
3. It's used to divide the grequency of cool fignal by varying their feed book.