

Reg. No.	P	A	2	0	1	1	0	0	4	0	1	0	2	2	6
----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

B.Tech. DEGREE EXAMINATION, JULY 2022
Fourth Semester

18ECE206J – ADVANCED DIGITAL SYSTEM DESIGN

(For the candidates admitted from the academic year 2020-2021 to 2021-2022)

Note:

- (i) **Part - A** should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.
- (ii) **Part - B** should be answered in answer booklet.

Time: 2½ Hours

Max. Marks: 75

PART – A (25 × 1 = 25 Marks)

Answer **ALL** Questions

	Marks	BL	CO	PO
1. How many select lines are required to make a 64×1 multiplexer? (A) 2 (B) 4 (C) 6 (D) 8	1	2	1	1
2. Flip flop is used as (A) Converter element (B) Storage element (C) Delay element (D) Inverter element	1	1	1	1
3. How many states will be present while detecting the sequence 1101 using Moore machine? (A) 4 (B) 5 (C) 6 (D) 7	1	2	1	1
4. _____ can be used to decompose functions with a large number of variables into functions with less number of variables (A) Shannon's expansion theorem (B) Consensus theorem (C) De-Morgan's theorem (D) Reed-Muller theorem	1	1	1	1
5. Dual consensus theorem of $(X + Y)(\bar{X} + Z)(Y + Z)$ is (A) $(X + Y)(Y + Z)$ (B) $(X + Y)(\bar{X} + Z)$ (C) $(\bar{X} + Z)(Y + Z)$ (D) $(X + Y)(\bar{X} + \bar{Z})$	1	2	1	1
6. Which types of memory elements are used in synchronous sequential circuits? (A) Unclocked flip-flops (B) Clocked flip-flops (C) Time delay elements (D) ROM	1	1	2	2
7. The operation of the logic function is defined in the _____ (A) Entity section (B) Architecture section (C) Component section (D) Port declaration	1	2	2	2

8. Which of the following statement is a concurrent statement? 1 1 2 2
 (A) Begin (B) End
 (C) Process (D) Case
9. "ROL" is a _____ operator. 1 1 2 2
 (A) Shift (B) Logical
 (C) Arithmetic (D) Relational
10. ASM chart has _____. 1 1 2 2
 (A) 1 entry (B) 2 entries
 (C) 3 entries (D) 4 entries
11. _____ flow table has only one stable state in each row. 1 1 3 2
 (A) Primitive (B) Non-primitive
 (C) Transition (D) FSM
12. Two or more binary state variables will change value when one input variable changes is called as _____. 1 1 3 2
 (A) Glitches (B) Hazards
 (C) Race (D) Don't care condition
13. A flow table with 4 rows required a minimum of _____ state variable. 1 2 3 2
 (A) 1 (B) 2
 (C) 3 (D) 4
14. Implication table is used to find _____ states 1 1 3 2
 (A) Compatible (B) Non-compatible
 (C) Unknown (D) Unequivalent
15. What would a wait statement do? 1 1 3 2
 (A) Performs looping execution (B) Performs unequal execution
 (C) Performs execution only on the rise time (D) Suspends after execution of last statement
16. Programmable array logic (PAL) consists of _____ AND gates and _____ OR gates. 1 1 4 2
 (A) Fixed, programmable (B) Programmable, fixed
 (C) Fixed, fixed (D) Programmable, programmable
17. PLA connected with _____ to becomes PAL. 1 1 4 2
 (A) AND gate (B) OR gate
 (C) XOR gate (D) Flip gate
18. Dynamic hazard occurs in _____. 1 1 4 2
 (A) Sequential circuit (B) Combinational circuit
 (C) Clocked circuit (D) Un clocked circuit
19. In PROM all the _____ are decoded. 1 2 4 2
 (A) Maxterms (B) Min terms
 (C) Logics (D) Array elements

20. FPGA refers to 1 1 4 2
 (A) Field Programmable Gate Array (B) Field Problem Gate Array
 (C) First Programmable Gate Array (D) First Programmable Gate Arithmetic
21. What is the use of LUT in the CLB block? 1 1 5 2
 (A) Function generator (B) Storage
 (C) READ (D) Write
22. How many single length lines are available in XILINX 4000 1 1 5 2
 interconnections?
 (A) 4 (B) 8
 (C) 12 (D) 16
23. How many logic inputs are available in XILINX 3000 FPGA? 1 1 5 2
 (A) 5 (B) 6
 (C) 4 (D) 7
24. PORT map is used in _____ modelling. 1 1 5 2
 (A) Behavioural (B) Structural
 (C) Data flow (D) Circuit level
25. Identify the modelling of the following program, 1 2 5 2
 architecture ar of find is
 begin
 $x \leq a$ and b;
 end ar;
 (A) Behavioural (B) Structural
 (C) Data flow (D) Switch level

PART – B (5 × 10 = 50 Marks)

Answer ALL Questions

Marks BL CO PO

26. a. A sequential circuit has an input (X) and one output (Z). The circuit produces an output Z=1, for the input sequence 101. Find the mealy state graph and design the circuit using D-flip flop. 10 3 1 3
 $X = 0011011001010100$
 $Z = 0000010000010100$
- (OR)**
- b.i. State Shannon's expansion theorem and implement the following function using 4×1 MUX. 5 3 1 3
 $F = w_1 w_3 + w_1 w_2 + w_1 w_3$
- ii. Prove $\overline{ABD} + BCD + \overline{ABC} + \overline{ABD} = \overline{BCD} + AD + \overline{ABC}$ using Consensus theorem. 5 3 1 3

27. a. Reduce the following state table using implication chart method and use appropriate state assignment rules on the reduced states. 10 3 2 3

Present state	Next state		Output z
	x = 0	x = 1	
a	e	e	1
b	c	e	1
c	i	h	0
d	h	a	1
e	i	f	0
f	e	g	0
g	h	b	1
h	c	d	0
i	f	b	1

(OR)

- b. Explain VHDL data types and operators with an example. 10 3 2 3
28. a. An asynchronous sequential circuit with two inputs X and Y and with one output Z. whenever Y is 1, input X is transferred to Z. when Y is 0, the output does not change for any change in X. Draw the state diagram and mention its reduced flow table. 10 3 3 3

(OR)

- b. An asynchronous sequential circuit is described by the excitation and output function $Y = X_1\bar{X}_2 + (X_1 + \bar{X}_2)Y$ and $Z = Y$. Where Y and Z are excitation and output functions respectively. 10 3 3 3
- Draw the logic diagram
 - Derive the transition table and output map
 - Obtain a two-state flow table
 - Describe the behavior of the circuit

29. a. Define hazards and explain various types of hazards with suitable example. 10 3 4 3

(OR)

- b. Illustrate how a PLA can be used for combinational logic design with reference to the functions $f_1(a,b,c) = \sum m(0,1,3,4)$ and $f_2(a,b,c) = \sum m(1,2,3,4,5)$. 10 3 4 3
- Realize the same assuming that a $3 \times 4 \times 2$ PLA is available.

30. a. With a neat diagram, explain the architecture of Xilinx 3000 series FPGA. 10 3 5 3

(OR)

- b. Write a VHDL code to implement 4-bit binary adder using structural design approach. 10 3 5 3

* * * * *