
UNIT- IV ACTIVE FILTERS & VOLTAGE REGULATORS
fitter is frequency selective circuit that allows only
desired frequency band to pass through and attenuates
undesired frequency components.



Active passive (utilizes only, Resistors, inductors & capacitors)

Active n/w interconnects passive elements (R, C) & Active elements (Transistor, turnel diodes & operational amplifiers)

COMPARISON BETWEEN PASSIVE & ACTIVE NETWORKS:

Limitations of passive RLC Networks over Active RC n/w.

(i) In RLC n/w, practical inductors tend to deviate from

the inductance realized.

(ii) There is power loss because of the dissipation in nesistive and inductive elt.

(iii) Q factor, $Q = \underbrace{WL}_{\gamma_L}$; for ideal inductor $\gamma_L = 0$ but for practical inductor $\gamma_L \neq 0$; therefore $Q \neq \infty$

- (iv) for productical inductors, total dissipative loss 1 as ft as a result Q does not 1 linearly.
- (v) magnetic coulpling creates unwanted stray fields which is harinful for applications like Satellite instrumentation
- (vi) for low freq application such as control S/m undudors of reasonable Q becomes bulky & expension

(vii) dissipation losses starts increasing when individual is miniaturized

ON O Advantage of Active filters over passin filler

- (i) gain > unity
- (ii) loading effect is minimal
- iii) They do not exhibit insertion loss
- (iv) complex filters can be realized with out indust.
- (V) Stable & economical design
- (vi) easily tuneable, flexible gain & frequency adjusting
- (VIII) Acture fetter uses op-amp. hence it has high input impedance & low output impedance. here the do not cause loading effect

dunitation of source felter over passive felter

- (i) Slew rate of op amps leads to lower bardwidth than the designed B/W
- (ii) design is costly for high freq.
- Active Filters require dual polarity de pouver supply.
- (iv) sensitive to temperature and parameter variations

ACTIVE NETWORK DESIGN


filter is a linear two port n/w with transfer fundion H(s) = Vo(s)/Vi(s). This response is also expressed as $H(jw) := |H(jw)| e^{j\varphi(w)}$

> H(jw) -> magnitude response. q(ii) - phase response.

feller can be realized in one of the following four basic response types.

(i) LOW PASS FILTER (LPF)

LPF allows only low frequency signal to pass through & suppresses high frequency components





mange of freq from 0 to higher alt off freq fH is pass band-


mange of july beyond for is stop band

(11) HIGH PASS FILTER (HPF)

HPF allows only frequencies above a circlain breakpoint to pass through and attenuates low freey components. Transition band.








FIRST ORDER LOW PASS FILTER.

First ouder low pass Filter consists of Single Rc network connected to (4) input terminal of non inverting op-amp. RIPR-P determine gain of filler in pass band.



$$\frac{V_1(s)}{V_i(s)} = \frac{1}{1 + RCs}$$
 where $V(s)$ is laplace transform of V in time

domain

W.K.T - dose loop gain Ao of op-amp is

$$A_0 = \frac{V_0(s)}{V_1(s)} = \left(1 + \frac{Rf}{R_1}\right)$$

.: overall Transfer function is

$$H(s) = \frac{v_0(s)}{v_i(s)} = \frac{v_0(s)}{v_i(s)} \cdot \frac{v_i(s)}{v_i(s)} = \frac{A_0}{Rcs + 1} - 3$$

Let WH = /RC

Therefore,
$$H(S) = \frac{V_0(S)}{V_1(S)} = \frac{A_0}{S+1} = \frac{A_0 \omega_H}{S+\omega_H} - 4$$

This is standard four of transfer function of first oudy LPF.

To determine frequency response put S=jw حن (3)

$$H(j\omega) = \frac{A_0}{1+j\omega RC} = -\frac{A_0}{1+j(f/fH)}$$
 where $f_H = \frac{1}{2\pi RC}$

At low frequency ie, f<<fh 1H(jw) | ~ A0

from dia At. f=0, it has max gain Ao

At fH, gain falls to 0.707 time


l-3d8 down.

At f>fn, the gain val - 20 dB/decods

: [when frug is 1 ten times, vollage gain is divided by ten in turns of dBS. Therefore gain decreases by 20 dB)

SECOND ORDER ACTIVE FILTER

Ampuoved filte Mesponse can be obtained by using second ouder filter. Second ouder filter has two RC pairs & has not off rate of _40 d8/dece General Second ouder filter is shown below



KCL at node A.

$$= V_{A} \left(Y_{1} + Y_{R} + Y_{3} \right) - V_{0}Y_{3} - \frac{V_{0}Y_{2}}{A_{0}}$$

$$V_{A} - Y_{0} + V_{0} + V_$$


 $= \frac{V_0}{A_0} \left(Y_2 + Y_4 \right) ; \quad V_A = \frac{V_0 \left(Y_2 + Y_4 \right)}{A_0 Y_2} - 2$ on simplification of O & 2, we get.

$$\frac{v_0}{v_i} = \frac{A_0 Y_1 Y_2}{Y_1 Y_2 + Y_4 (Y_1 + Y_2 + Y_3) + Y_2 Y_3 (I - A_0)}$$

To make LPF, $y_1 = y_2 = y_R$ and $y_3 = y_4 = SC$ we get T.F of LPF as

$$H(s) = \frac{A_0}{S^2 c^3 R^2 + SCR(3-A_0) + 1}$$

 $H(0) = A_0$; for S = 0 } So this is obviously LPF.



$$H(s) = \frac{A_0 w_h^2}{s^2 + \omega w_h s + w_h^2}$$
 Taking $w_h = \frac{1}{Rc}$

Ao = gain, w_n = upper cut off freeze, ∞ = damping ∞ = $(3-A_0)$.

J damping co-efficient

put 5=jw, we get H(jw) = Aowh (jw) + wh + by wind on num & denom $=\frac{1}{\left(j\omega/\omega_{h}\right)^{2}+j\omega(\omega/\omega_{n})+1}$ Normalized expression for LPF is $= \frac{Ao}{5n + 2 \omega S_n + 1} ; S_n = j(w_h)$ expression of magnitude in dB fa T.F is 20 log $|H(jw)| = 20 log \left| \frac{A0}{1+j \ll (w/wh) + (jw/wh)^2} \right|$ = 20 log Ao $\sqrt{\left(1-\frac{\omega^2}{\omega_h^2}\right)^2+\left(\frac{\omega}{\omega_h}\right)^2}$

If a is reduced, response exhibits overshoot fupple begins to appear

W/wh -


osullatory.

HIGHER ORDER LPF

Second ouder LPF provides - 40 dB/decade roll off rate. roll off rate increases by increasing order of fitter Each increase in order produces - 20 dB/decade additional increase in roll off rate.

	BUTTER WORTH POLYNOMIAL
1	5n+1
ર	Sn + 1.4148n+1
3	(S_n+1) $(S_n^2+S_n+1)$
4	$(5n^2 + 0.7655n + 1)(5n^2 + 1.6185n + 1)$

HIGH PASS ACTIVE FILTER



Complement of LPF

HPF configuration is

Vo obtained by simply

indevidual angua Rlc in LPF

The Transfer in is written as $Y_1 = Y_2 = SC$; $Y_3 = Y_4 = G = Y_R$

$$H(S) = A_0 S^2$$
 where $\psi_l = \frac{1}{RC}$

(o)

$$H(5) = A_0$$

$$1 + (3 - A_0) \underline{wl} + (\underline{wl})^2$$

$$G = 0$$
, $H = 0$ The circuit acts as HPF $G = \infty$; $H = A_0$

put 5 = ju in above lon

$$H(j\omega) = \frac{A_0}{1 + \frac{\omega \ell}{J\omega}(3 - A_0) + \left(\frac{\omega \ell}{J\omega}\right)^2}$$

Nagnitude ean of HPF is given by

$$|H(j\omega)| = \frac{Ao}{\sqrt{1+\left(\frac{fl}{f}\right)^{\frac{1}{4}}}}$$

BAND PAGE FILTER


There are two types of BPF

- (i) Narrow band pass filter (Q>10)
- (11) wide band pass filter (Q<10).

$$Q = \frac{f_0}{BW} = \frac{f_0}{f_{H} - f_L}$$
 where $f_0 = \sqrt{f_{h} \cdot f_L}$

for = central freq. fi = lower cut-off freq.

Band pars configuration



mode of operation.

NARROW BAND PASS FILTER


node voltage egn at noden is

VB = 0 (weltral ground), node vollage egn at node 8 is

$$V_{i}Y_{1} = V_{0} \left[-\frac{Y_{2}Y_{3} + Y_{1}Y_{5} + Y_{2}Y_{5} + Y_{3}Y_{5} + Y_{4}Y_{5}}{Y_{2}} \right]$$

$$\frac{v_0}{v_i} = \frac{-y_1 y_2}{y_2 y_3 + y_1 y_5 + y_2 y_5 + y_3 y_5 + y_4 y_5}.$$

put Y,=G1, Y2=SC2, Y3=SC3, Y4=G4 & Y5 = G5



$$H(S) = \frac{V_0(S)}{V_1(S)} = \frac{-5G_1G_2}{S^2c_2C_3 + S(c_2+c_3)C_15 + 5G_5(G_1+G_4)}$$

This Transfer function is equivolent to gair expression of parallel RLC cuail grow by.

$$\frac{V_0(s)}{Vi(s)} = -\frac{G'}{y} = -\frac{G'}{sc + G_1 + 1/sL}$$
 comparing we get

$$G_1 = G_1$$

$$L = \frac{C_2}{G_1 + G_1 + G_1 + G_2}$$


$$G_2 = \frac{G_1 + G_2 + G_3}{G_2}$$

$$C_2 = C_3$$

pursonance fundy
$$w_0^2 = \frac{1}{LC} = G_5(G_1 + G_1 + G_1 + G_1)$$


$$W_0^2 = \frac{1}{LC} = G_5(G_1 + G_1 + G_1 + G_1)$$

$$Q_0 = \frac{1}{C_0} = \frac{1}{$$



WIDE - BAND PASS FILTER

At is found by cascading HPF & LPF Section. If LPF & HPF are of frust order, BPF will have roll off rate of



For HP Section, magnitude of gain is H(jw) for 2"d adu HPF

$$|H_{HP}| = \frac{Aoi \left(f/f_{\ell}\right)}{\sqrt{1+\left(f/f_{\ell}\right)^{2}}} \quad \text{where} \quad f_{\ell} = \frac{1}{2\pi R_{2}C_{2}}$$

For LP section, magnitude of gain is

$$\frac{1+(f/f)^{2}}{\sqrt{1+(f/f)^{2}}}$$
 where $f_{H}=\frac{1}{2\pi R_{1}C_{1}}$

magnitude gain of BPF is product of that of LPF &

$$\left| \frac{\sqrt{\left(\frac{1+\left(\frac{1}{2} \right)^{2}}{1+\left(\frac{1}{2} \right)^{2}} \right) \left[\frac{1+\left(\frac{1}{2} \right)^{2}}{1+\left(\frac{1}{2} \right)^{2}} \right]}}{\sqrt{\left(\frac{1+\left(\frac{1}{2} \right)^{2}}{1+\left(\frac{1}{2} \right)^{2}} \right) \left[\frac{1+\left(\frac{1}{2} \right)^{2}}{1+\left(\frac{1}{2} \right)^{2}} \right]}}$$

where AO = AOIX AO2

In similiar fashion Second order HPF & LPF are coscaded to get - 40 dB/decade fall-off rate


BAND REJECT FILTER

- A band reject feller can be either
- (1) Navvous band reject (11) wide band riger.
 Navvous band reject filler is called notch filler. I

There are several ways to make notch-filter. one way is to subtract band pass output from its i/p. other way is to use a twin-T network cascaded with voltage follower

passes aft fuguencies of input signal with out attenuation and provides desired phase shifts at diffure furquencies of input signal.

when signals are transmitted over triansmission lines such as telephone wries, they undergo change in phase Thise phase changes are compensated by all pass filler so they are called as delay equaliziers or phase correctors



Vo is obtained by using superposition theorem

$$V_0 = -\frac{RF}{R_1} V_i + \left(1 + \frac{RF}{R_1}\right) V_a$$
; $V_a \Rightarrow voltage at node'A'$

But RF=RI

where
$$V_{\alpha} = \left(\frac{-jx_{c}}{R-jx_{c}}\right)V_{i}$$

$$V_0 = -V_i + 2\left(\frac{-j \times c}{R-j \times c}\right) V_i$$

$$\frac{V_0}{V_L} = \frac{1 - j 2\pi fRC}{1 + j 2\pi fRC} = \frac{1 - j 2\pi fRC}{1 - j 2\pi fRC}$$

Vi


$$\frac{|V_0|}{|V_1|} = \frac{\sqrt{1 + (2\pi fRC)^2}}{\sqrt{1 + (2\pi fRC)^2}} = 1$$

$$\varphi = -\tan^{-1} 2\pi i f RC - \tan^{-1} 2\pi i f RC$$

$$= -2 \tan^{-1} (2\pi i f RC).$$

of can be varied with frequency for given Rand c, and can be varied from 0 to - 180° as freq varied from 0 to - 180° as freq varied from 0 to &. As phase shift is -ve, vo lags vi phase shift can be made +ve by interchanging R and C

state variable configuration uses two op amp integrators and one op-amp adde to provide Simillarions second order low pass, band pass & high pass filler insportses. Simple state variable configuration is shown below



the uses two op- amp integrators and one op amp summer [Ai]. outputs VHP, VBP, VLP of high pass, band-pass and low-pass filture are obtained at 0/P of A1, A2&A3 V-> laplace Transform of veri-time domain.

As works as inverting integrator, laplace transformed output VBP is given by

Az is also inverting integrata Az.

op. amp A; is three input summer. 0/p VHP can be

mitten using superposition theorem

$$V_{HP} = -\left(\frac{R_3}{R_3}\right)V_L - \left(\frac{R_3}{R_3}\right)V_{LP} + \left(1 + \frac{R_3}{R_3 11 R_3}\right) \left(\frac{R_1}{R_1 + R_2}\right)V_{BP}$$

$$= -Vi - V_{LP} + 3\left(\frac{R_1}{R_1 + R_2}\right) V_{BP}$$

put
$$d = 3\left(\frac{R_1}{R_1 + R_2}\right)$$

$$V_{HP}\left(1+\frac{2}{5}+\frac{1}{5^2}\right)=-V_L^2$$

high pass Transfer function HHP is

$$H_{HP} = \frac{V_{HP}}{V_{i}} = \frac{-S^{2}}{S^{2} + \alpha S + 1}$$

2 - damping

comparing this eqn with Std HP Transfer for A_0S^2 we have $A_0 = -1$ & $w_0 = 1$

From Transfer for ego of LPF we have TF = Ao

S2 + 2 WhS+W

...
$$H_{LP} = V_{LP} = \frac{1}{S^2 + \lambda S + 1}$$
 whom $A_0 = -1$ when $A_0 = -1$ when $A_0 = -1$

Finally Band - pass impulse response is obtained by eliminating VHP & VLP.

comparing we get
$$A_0 \propto W_0 = 1$$
; $W_0 = \frac{1}{RC} = 1$


$$\therefore A_0 = \frac{1}{4} = \frac{R_1 + R_2}{3R_1}$$

 $A_0 = \frac{1}{2} = \frac{R_1 + R_2}{3R_1}$ from analysis, W.F.T BPF response is obtained by integrating HP response & L.P is generated by. integrating band was pars.



SWITCHED CAPACITOR FILTERS

- (i) The messister value needed for RC filters are generally
- (ii) Lauge value resistors occupies lauge amount of chip area & have poor linearity characteristics (iii) This is the meason for not using active fully
- (ili) This is the meason for not using active fulture in Mos technology.
 - (1V) Switched capacitor filter offers an attractive alternative to RC active felle.



(V) This is a three turninal eliminal eliminal with capacitor, Swither for amps.

(vi) not possible to achieve desvied Rc products
of sufficient magnitude l'accuracy
unless switched capacità filla is used.

- (Vii) In soutched capacita fette it is achieved by setting capacita rates & soutch periods
- (VIII) large resista values required for active futter one achieved by combination of small value capacitors (Say IOPF) & HOS Surtaining bransistans

(vx) Thus even a filter of high order becomes vitegrated circuit of very small singe.

ar integrated circuit of very small singe.

with low power consumption. It is more reliable with price.

Realization of Resistor by Single capacita

Single capacita

Single capacita

Sintrally Switch is in position

(a' capacita is changed to VI

Then Switch is thrown to position


(b' corporate is discharged to V2

amount of change $Q = C(V_1 - V_2)$ g is thrown back every T_{CK} second, then i that


flows through is given by $i = \frac{Q}{T_{CK}} = \frac{C(V_1 - V_2)}{T_{CK}} = f_{CK} C(V_1 - V_2)$

TCK = look period.

Resistance R is given by $R = \frac{T_{CK}}{C} = \frac{1}{f_{CK}.C}$




SWITCHED CAPACITOR INTEGRATOR




where to = 1 2TTRICE ordinary integrates

Transfer function is $H = -\frac{1}{5RICF} = -\frac{1}{j(f_{fo})}$



The MOS version




here $R_1 = \frac{1}{C_1 f_{ck}}$

fok a clock frequency

fo is given by
$$f_0 = \frac{C_1}{2\pi C_f} f_{CK}$$

By proper choice of f_{ck} and $c_{1/C_{F}}$, it is possible to avoid use of high capacitance value even if law values of fo are desired



SWITCHED CAPACITOR FILTER ICS

MF5 - Universal second order father

MF6 - writy gain Sixth order Butlewordh LP fuller

MF8- Two second order BP felter

MF10 - State variable filte Ic.

VOLTAGE REGULATOR

provides stable de voltage for pouvering

voltage negulators are dossified as.

- (i) sevies regulato
- (ii) switching negulator

Serves regulator

At uses a power transistor connected in series between unrugulated dc i/p & load.

Of p voltage is controlled by voltage drop taking place across series pass transistor. Since Transista operates linear regulator

Switching regulators


They operate power transista as high frequency on off sudch, so that power transistor does not conduct current continuously. This has improved efficiency

SERIES OP-AMP REGILLATOR - LINEAR VOLTAGE

REGILLATOR

REGILLATOR

- (i) Rejurence voltage circuit
- (ii) Ermor amplifier
- (iii) Suries pass transiston:
- (iv) fudback network



Q, is in series with unugulated de voltage Vin & regulated output voltage Vo

So it must absorb the difference between these two voltage whenever fluctuation in Vo occurs Q1 is also connected as emitter Collower. Therefore it provides sufficient current gain to drive the load of prottage is Sampled by R1-R2 divides & Tedback to (-) terminal of op amp error amplifus.

This Sampled voltage is compared with reference voltage V24.

ofp vo' drives the Q,

af o/p voltage A due to variation in load current the sampled voltage BVo incieases where

$$\beta = \frac{R_2}{R_1 + R_2}$$

This reduces 0/p voltage V_0' due to 180° phase difference provided by op-amp amplifier V_0' is applied to base of Q_1 , which is used as emitter follower. V_0 follows V_0' , so V_0 also reduces follower increase in V_0 is nullified, III^1y reduction in 0/p hence increase in V_0 is nullified, III^1y reduction in 0/p voltage also gets regulated.

IC VOLTAGE REGULATORS

IC voltage regulators are versatile, relatively in expensive and available with features such as programmable o/p, current/voltage booslag & floatory operation for high voltage application.

Types:

(i) fired positive/regative o/p voltage regulators

fixed voltage negulators.

78XX series are three terminal positive

78 XX

L> used to identify 0/p voltage of regulator

79 XX series are regative fixed voltage

regulators.

ADJUSTABLE O/P VOLTAGE REGULATOR:

These are negulated voltage sources which are variable.

Adjustable positive voltage regulator: LM117, LM317 Adjustable negative voltage regulator: LH137, LM337


723 GENERAL PURPOSE REGULATOR

The negulators discussed earlier have foll limitation


(i) No Short circuit protection

CO CO

This limitation is overcome in 723, which can be adjusted over wide mange of both posture or higative migulated vollage.



(Section 1)



britation is no - intrict thermal protection.

At hos two separate Sections Zone diode, a constant cument Source and requence emplifie puoduces fixed voltage of 7 volts at luminal

constant aucuent source fouces the zene to operate at fixed points. So zener outputs afreid

other sections consists of an everor amplifier. series pass transista Q, and current limit tuansista 92. una amp compares sample of. 0/p voltage applied at INV input terminal to inferiena voltage. Vief applied at NJ lerminal

evior signal controls conduction of Q2. These sections are not inturally connected. but various points are brough out on IC. package.

IC 723 can be used to mealing both

- (1) Low voltage regulata.
- (ii) high vollage regulato.

disadvantage of Source regulator

(i) To give unugulated de open, Step down transform.
is used which is bulky & expensive

- (ii) large values of filter capacitores are required
- (iii) i/p voltage mus be queater than o/p voltage.

 greater the difference in i/p-o/p voltage, more will be the power dissipated as some pass transista is always in active negion
- (IV) one de Supply voltage is enough for TTL but where as for op-amp ±15V is needed.

In switched mode regulator, pass transistor acts as combrat switch and operates in either cut-off or saturated State

power transmitted is discrete, nather-than Steady current when pass device is cut off, no current & dissipates no power when pass device is in Saturation - max current is given to load & power wasted is tittle hence effectively is high.

budge reclifier & capacito fittu _ converts ac to
unregulated dc.
Thermisto Rt - limits high initial capacità charge auun
reference voltage regulato _ is series pass regulato
& provides pour supply voltage
for all other cucails

our all efficiency

Q, L Q2 are allumatively switched ON or OFF so they
disopate very tittle power. They drive premary of
Transformer.

Secondary is certice tapped & full wave neclification is achieved by DI & De

Vo is sampled by RIR2 divider and fraction is compared with Viety in compared 1.

o/p of votage comparison is V control which is applied to (-) input turninal of comparator 2 & Dlar wave form is applied to the - liminal

comparator 2 acts as Pulse width modulate I of pio square Ware VA

width of VA varies with Vicontrol which in turn varies with vo 40 KHZ OSC caocaded with F.F. to produce VQ & VQ VAI and VA2 are o/p: of AND gates AI and A 2. They are applied to base of Q1 and Q2.

depending on whether Q1 a Q2 is on, waveform at i/p of thansformer will be Square wave

sh Vo A, V control A, which decreases TI in lunder dicreases pulse with driving main power transform.

SWITCHING REGULATOR!

disadvantage of Suries regulator voltage as i/p

- (i) To give unuegulated de to, Step down transform, is used which is bulky & expensive
- (ii) large values of filter capacitors are negrised
- (iii) i/p voltage mus be queater than o/p voltage.

 greater the difference in i/p-o/p voltage, more will

 be the power dissipated as suited pass transiota is

 always in active region
 - (iv) one de Supply voltage is enough for TTL but where as for op-amp ±15V is needed.

In surtiched mode regulator, pass transistor acts as combrol switch and operates in either cut-off or saturated State

power transmitted is disorete, nather-than Strady current when pass device is cut off, no current & dissipates no power when pass device is in Saburation - max current is given to load & power wasted is tittle hence effectercy is high.

budge rectifier & capacita fither - converts ac to unregulated de.

Thermisto Rt-limits high initial capacità charge cuiud reference voltage regulato _ is series pass regulato & provides power Supply voltage

for all other cuants

[power loss in Series pass reg is very less, here it do not affect

on all effectively and the power They drive premary of transformer.

secondary is centre lapped & full wave nedefication is

No is sampled by RIR2 divider and fraction is composed with Vsely in comparator 1.

o/p of vottage comparison is V control which is applied to:
(-) input terminal of comparator 2 & D'ar wave form is applied to +ve - liverinal

comparator 2 acts as Pulse width modulate & of pie square ware VA

width of VA varies with V control which in turn varies with V₀ 40 KHZ OSC caocaded with F.F. to produce VQ & V_Q .

VAI and VA2 are o/p:of AND gates AI and A 2.

They are applied to base of Q, and Q.

depending on whether Q1 or Q2 is on, wavefour at i/p of thansformer will be square wave

dicuases pulse width driving main power transform

V-TINU


DATA CONVERSION DEVICES

for processing, transmission & storage, it is often convenient to express analog values in digital form because it gives better accuracy and reduces noise

DAC Types

- (i) weighted resists DAC
- (ii) R-2R ladder
- (1ii) Inverted R-2R laddu.

WEIGHTED RESISTOR DAC



Summing amplifies with berong weighted resistor network. In has n-electronic switches di, de...dn connected by binary unput word. They are Surgle pole double throw (SPDT) type. If binary i/p is 1, it connects westernes to requence voltage (-VR) And if unput bit is 0, Switch connects resistor to ground

$$I_0 = I_1 + I_2 + \cdots + I_n$$

= $\frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + \cdots + \frac{+V_R}{2^n R} d_n$


Scanned with CamScanner

 $d_1 d_2 ... d_n - n$ bit binary word. $= \frac{VR}{R} \left(d_1 2^{-1} + d_2 2^{-2} + ... d_n 2^{-n} \right].$

output vollage

$$= V_R \frac{R_f}{R} \left[d_1 z^{-1} + d_2 z^{-2} + \cdots + d_n z^{n} \right].$$

injurina voltage is -ve : positive stair can is obtained



circuit shown is connected in investing mode

It can also be connected in


op- am acts as I to V converler.

Accuracy & Stability of DAC depends of accuracy of

disader (i) wide range of nessistors used.


(ii) for better resolution beniary word length Shows

Bepolay transiste donot perform well as voltage suntitues huna by using tolem pole MOSFET SWITCH low ON runs tance & zero offset voltage can be achieved




160

wide range of resistons are required in burning weighted resiston type DRC. Thus is avoided by using R-2R ladder type DRC where only two values of resistons are required only two values of resistons are required consider 3 bit DRC as shown below.



The curaid can be simplified as shown below



vollage at node c can be calculated as

$$-\frac{V_R\left(\frac{2}{3}R\right)}{2R+\frac{2}{3}R}=-\frac{V_R}{4}$$

$$\frac{At A}{3R} = \frac{2R^2}{3R} = \frac{2}{3}R ; \text{ series with } R$$

$$\frac{2R+R}{3} = \frac{5R}{3}; \text{ II with } 2R$$

$$\frac{\left(\frac{5R}{3}\right)2R}{\frac{5R}{3}+2R} = \frac{10R}{11}$$

series with R;
$$\frac{10R+R}{11} = \frac{21R}{11}$$

11 to $2R$; $\frac{21R}{11} = \frac{42R}{43}$

$$-V_{R} = -V_{R} \times \frac{42}{43} R$$

$$= -V_{R} \times \frac{42}{43} R$$

$$= -V_{R} \times 42 R$$

$$V_{B} = -\frac{21}{64} V_{R} \times \frac{10}{11} R$$

$$\frac{10}{11} R + R$$

$$= - \underbrace{10 \, V_R}_{64} = - \underbrace{5}_{32} \, V_R$$

$$-\frac{5}{32} \text{VR} \qquad \text{R} \qquad \text{R}$$

$$= \frac{1}{32} \text{R}$$

$$\Rightarrow \frac{5}{32} \sqrt{R} R$$


$$\frac{\Rightarrow}{2} V_{c} = -\frac{5}{32} \times \frac{2}{3} R = -\frac{\cancel{8} \times 2}{\cancel{32} \cancel{3}}$$

$$\frac{\cancel{2} R + R}{\cancel{3}} = \frac{\cancel{\cancel{8} \times 2} R}{\cancel{\cancel{3} \times 3}}$$

$$V_C = -\frac{1}{16}V_R$$



switch position courseponding to binary would ,01 in 3 but DAC is shown in wand below



equivalent ai aut is

equivalent ai aut is

$$\frac{21}{64} V_R - \frac{5}{32} V_R - \frac{1}{16} V_R$$
 $\frac{21}{64} V_R - \frac{5}{32} V_R - \frac{1}{16} V_R$
 $\frac{21}{64} V_R - \frac{1}{16} V_R$

output voltage egn for this circuit is grown


by.
$$V_0 = -\frac{2R}{R} \left(-\frac{V_R}{16} \right) = \frac{V_R}{8} = \frac{V_{FS}}{8}$$

In similiae fashion, output vollage for R-2R ladder type DAC coversponding to other 3 bil hinary woulds can be calculated.

INVERTED R-2R LADDER In weighted nesiston type DAG and R-2R ladder type DAC awwerl flowing in nexistor changes as input data charge


More power dissipation causes heating, which in turn viedes non linearity in DAC

3 bit R-2R laddy type DAC is shown below \$ 2R 28 \$



each input binary word coverponds switch either to ground or to inverting input terminal of opamp which is at vultual ground.

Since both terminals of switches di are at ground potential, current flowing in the resistances is constant and independent of switch position (a) independent of input binary would.




The circuit has important property that the auruent divides equally at each of the nodes. This is because equivalent resistance to the riight or to the left of any rode is exactly ar

iqual division of amount in successive notes ander rumains the same in Invested R-2R Indu weespective of input binary would constant aurent implies constant vollage, the padde node vollages rumains constant at Ve, Ve Vo post important advantage is that since ladde node vollage rumains constant, the stray capacitance are not able to produce slow down effects on performance of weint

Suntches are SPDT Swelches

MONOLITHIC DAC

Monolithic DAC consist of R-2R ladder, Swalches 2 feedback resistors. 8,10,12,14 & 16 bit resolution are available for various manufactueurs.



11- has 8 data lines ditode power Supplies Ycc=+5V 4 VEE = -5 V

Reference auvent is determined by nesista RI4 & VR $\frac{1}{R} = \frac{VR}{R_{14}} = \frac{5V}{2.5K} = 2MA$

$$R_{15} = R_{14}$$
 match i/p impedance of reference Source.
 $I_0 = \frac{V_R}{R_{14}} \left(\frac{8}{i=1} \text{ di } 2^{-i} \right)$; $di = 0$ a |

for full Scale i/p d8 through d1=1

..
$$J_0 = \frac{5V}{2.5K-2} \left(\frac{8}{1 \times 2^{1}}\right) = 2mA \left(\frac{255}{256}\right) = 1.992$$

In general
$$O/P$$
 voltage is given by
$$V_0 = \frac{VR}{R_{14}} \cdot \frac{VR}{R_{14}} \cdot \frac{1}{R_{14}} \cdot \frac{1}$$

The DAC can be calibreded to bepolar range from -5V to +5V by adding RB between VR & 0/p pin 4. RB = 5K.2; current appplied (= VR/RB = 1 m A) in opposite direction of current generated by i/p signal.

$$^{\circ}/P$$
 voltage
 $^{\circ}/P$ $^{\circ}/R_{f} = (I_{0} - V_{R}/R_{B})R_{f} = (0 - \frac{5}{5}V_{0}) \times 5K_{C}$

$$V_{0} = \left(\frac{1}{3} - V_{R}/R_{B}\right)R_{f} = \left(\frac{V_{R}}{R_{14}}\right)\left(\frac{d_{1}}{2}\right) - \left(\frac{V_{R}}{R_{B}}\right)R_{f}$$

$$= \left(\frac{5V}{2.5K_{D}}\right)\left(\frac{1}{2}\right) - \left(\frac{5V}{5K_{D}}\right)\int 5K_{D}$$

$$= \left(\frac{1}{3}m_{D} - 1m_{D}\right)5K_{D} = 0V$$


1:

J.

SUCCESSIVE APPROXIMATION ADC

Euccessive approximation technique isses a very efficient code search strategy to complete n-bit conversion in n-clock periods.

eight bit converter requires eight clock pulses to obtain a digital 0/p



to find the required value of each bit by trial &

with the arrival of "Start" command, SAR sets MSB $d_1=1$ with all other bits Zero so that the trial code is $1000\,0000$.

0/P Vd of DAC is now compared with analog i/P Va

4 Va > Vd , then 10000000 is less than corruct digital representation

MSB is left at 'I' and next \$45B is made 'I'


then 10000000 is greater than convect digital representation. so reset MSB to 'O' & go to nect lower significant

The procedure is repeated for all subsequent tals bit one at a time, until all but positions have been

4.4	(Aq).				
- Justed	connect digital	SAI	Stages in conversion	comparato o/p.	
	11010100		10000000	Ţ	
	i	1,	11000000	l,	
		, i	11100000	. 0	
			11010000	1	
			11011000	.0	
			11010100	1	
		1.ª	11010110	0	
			10101011	0	
			11010100		

It mapines eight pulses to establish the accurate output regardless of the value of Analog input


one additional clock is used to load the output negister and meindialize the circuit



Tuni



- Integrating type ADC



A) - high input impedance buffer A2 -> puecision integrator CMP - voltage comparates

The converter first integrates the analog input signal Va for fixed dimation of 2^h dock periods.

Then it integrales an internal reference voltage VR of opposite polarity until integrator output is Zero.

The Number of clock cycles N required to reduce of the integrated to zero is proportional to value of the averaged over the integration period.

Hence N represents desired 0/p code.

to ground & SWQ is closed.

Any offset voltage present in A, Az, comparato loop after integration, appears across caz till the threshold of the comparator is achieved the car provides automatic compensation to input offset voltages of all the three amplifiers.

How when Swe opens, CAZ acts as memory to hold voltage required to keep the offset null.

At arrival of START, at t=t1, control logic opens SW21 and connects SW, to Va and enables counter starling from Zero.

n-Stage counter is used, therefore counter resets to zero after counting 2h pulses.

Va is integrated for fixed number 2h courts of dock pulses after which the courter nesets to Zero.

at dock period is T, indequation takes place for time $T_1 = 2^h \times T$ and 0/p is namp gray downwoods

counter resides after T, & SW, is connected to

reference voltage VR

The output voltage vo will now have a positive

Integrate of voltage.

No Cycles.

Auto & T_=2 T & Autozero

No Cycles.

No Cy

ds long as Vo is - Ve,

o/p of comparator is + re

and control logic allows the

dock pulse to be counted.

Vo=0 at t=b3, the combool logic ussues EOC

I no further dock pulse enter the counter.

Reading of counter at #3 is proportional to analog input voltage Va

for integrator

$$\Delta V_{\sigma} = \left(-\frac{1}{Rc}\right) V(\Delta t)$$

Vo = V1 at to & can be written as

vollage v, is also guris by

put ta-tr= 2h , ta-ta = N

$$... Va(2^h) = V_R(N)$$

- (!) VR &n are constant; Va & court reading N & ro independent of R, c and T :
- (ii) dual Slope ADC indegnates input signal for fixed time, hence it provides excellent noise rejection.
- (iii) disadvantage: long conversion time

applications accurate measurement of Slowly varying Signals.

(i) accurate measurement of Slowly varying Signals.

(i) as thermocouples & weighing Scales.