II - TI NU

Arithmetic & Logic Instructions.

> The arithmetic instructions include addition,
Subtraction, multiplication, division, comparison,
negation, increment and decrement.

Addition

-> Addition (ADD) appears in many forms in the Uponoun

ADD R (Add register to Accumulator)

A + A+R machina cycle: 1 States: 4

Flags: All Register addressing, one-byte inst.

The content of the operand (register) are added to the content of the accumulator and result is stored in the accumulator.

ADD Destination, Source + Destination).

Flags affected: OSZAPC

- -> Add the contents of source operand (R/M) specified in the instruction or an immediate data to the content of destination operand (R/M)
- -> result is in the destination operand.

S. JAGADGES AN

- 7 both source & destination operands not be memory
- -> The condition code flags are affected.
- -> The object code is

RlM Register memory with Register 10000 oodw mod reg

Emmediate to R/M (1000 00500 Mod 2000 PIM data

Immediate to Accumulator 10000 01000 data

Por ex:- ADD Ax, 0100H Object code = 05,00,01

ADD AL, 22H; Object code = 04,22

ADD Ax, Bx ; = 01,108

ADD AL, CBX];

ADD CBYJ, CL;

00,0F ADD [BX], CX; 01,06

ADC Destination, Source

Destination ((source + Destination + CF)

- -> This instruction performs the same operation as ADD instruction, although the carry flag bit is added with the result.
- -> The Conditional flags are affected O, S, Z, A, P, C

S. JAWADEESAN -> The obsect code is R/M with Register OOOI codw mod reg RIM Emmediate to R/M 1000 005W Mod 010 RIM data Buta Immediate to Acc data 0000 0low FOT Ex!-ADC Ax, 1234H; Code = 15, 34, 12 ADC Ax, ex ; code = 11, C8

ADC AX, [SI] ; code = 13,04

FLOOOD ; XA DOA Code = 13,06,00,40

ADC SI, AX ; Code = 11,04

ADC [4000], Bx; Code = 11,1E,00,40 4/0/8

Subtraction.

-> Perform subtraction operation & many forms appear in the instruction set.

SUB Destination, source.

- > This instruction subtracts the source operand (R/M/I) from the destination operand and the result is Stored in the destination operand.
- -> both source and destination operand not a memory

S. JAGADEGAN

- -) all condition code flags are affected 0,5,2,A,P&c
- -> The obsect code is

R/M with Register (0010 lodw mod reg Rlm)

Imm to RM 1000 cosw mad 101 RIM data Bata

Imm to Acc OO10 110

0010 110w data data

tolex;-

SUB AX, 0100; Load 0100H to the AX register immediately.

Object code = 0010 1101, 16-bit data = 20,00,01 as w=1

SUB AL, 44H ; Code = 2C, 44

SUB AX, BX ; Code = 29, D8

SUB AL, [BX] : code = 2A107

SUB [BX], CL; code = 28, OF

SUB [BX], CX; Code = 29, OF

SBB Destination, Source

Destination + ((Destination - Source) - Cf)

- → Subtracts the Source operand and the bossow frag which is the result of previous operation, from the Destination operand
- -> The result is stored in the destination operand
- -> All the flags are affected 0,5, Z,A,P&C
- -> The object code is

RIM with Register | Ocol lode | Mod reg RIM |

Imm to reg | M | 1000 005W | Mod on RIM | data | Data |

Imm to ACC | Ocol 11W | data | data |

Ocol 11W | data | data |

For Ex:-988 Ax,0010; Subtract 0010H & CF from Ax register immediately
The Object code is 60000 111W data data

Object code = 0000 1111, 16-bit data = (7,00,10)

SBB AX,BX ; code = 19, D8

SBB AL, CBY]; code = 1A,07

SBB [Bx], CL; code = 18,0F

SBB [Bx], Cx; code = 19,0F

SBB Ax, [4000]; code = 18,06,00,40

Multiplication.

> multiplication is performed on bytes, words, or doublewords and can be signed (IMUL) or unsigned (MUL) integer.

MUL Source

AX (AL * Source 8)

Dx:Ax + (Ax + Source16)

- -> This instruction is an unsigned byte or word multiplication by the content of AL or Ax.
- -> An 8-bit source is multiplied by the content of AL to generale a 16-bit result in AX

S-JAGADEESAN]

- > A 16-bit source is multiplied by the content of Ax to generate a 82-bit result.
- -> The most significant word of the result is stored in DX & the least significant word of the result is stored in Ax.
- -) All flags are modified depending upon the result
- -> The object code 13 /1111 OIIW |MOD 100

The second operand is mod & R/M.

, always AL or Ax. 11 The first

for Ex:- MUL BL; ASSUME AL= 22 &BL= 11 H.

The Sect code = 1111 Ollw, mod 100 RIM = 1111 Ollo, 11 100 oll.

= F6, F3 as w=0

; code = Fb, El MUL CL

; code = F7, 63 MUL BX

; code = F7, E1 MUL CX

i code = F7, E2 MUL DY

MUL [BX+10]; code = F7,67,10

IMUL source

Ax + (AL*SourceB)

DX: AX + (AX * Source 16)

WASSO AWADES

- -> Signed multiplication of two signed numbers
- -> A signed byte in Source operand is multiplied by the content of AL to generate a 16-bit result in AX.
- -) The source can be a general-purpose register, memory operand, index register or base register, bu not an immediate data.
- -) A 16-bit source operand is multiplied by the contents of Ax to generate a 32-bit result.

higher-order word 18 stored in DX tower - order word is stored in Ax.

- -3 The AF, PF, SF & ZF are undefined after I mul
- => It AH & DX coupsin bonds of 19-plf 835-plf result, CF & OF both will set
- -) AL & Ax are implicit operands in case of 8-bit & 16-bit multiplication. The unused higher bits of the result are filled by the sign bit & CF, AF are cleared.
- -> The object code is /1111 onw | mod 101 RIM mod & RIM - second operand either R/m. AL or Ax -3 always first operand.

SOJAGADEESAN

5=0 -> tre number 5=1. -> - ve number 16-bit Multiplication -> 15 bis represent a number 16th bits represent sign.

ex: - I MUL BL; object code = 1111 Ollw, mod. 101 Rlm = 1111 0110, 11 101 011 = Fb, EB

IMUL CL; code = F6, 69

IMUL BH; code = F6, EF

IMUL Bx; code = FT, EB

IMUL Cx; code = F7, E9

IMUL DX; Code = FT, EA

IMUL [6x+10]; code = F7,2F,10

DIV source (unsigned)

AH < Remainders. AL + (Ax + Source8)

Ax + (Dx:Ax = Sourcab) Dx + Remainder.

- -> This instruction is used to divide a 16-bit unsigned number by an 8-bit unsigned number.
- -) when a 16-bit number in Ax is divided by an 8-bit source operand, the quotient is stored in AL & the remainder is stored in AH
- -) if the result is too big to fit in AL, a divide by zero (type o) interrupt is generated.

B.JAGADEESAN

- -> This instruction to divide a 16-bit unsigned number by a 16-bit or 8-bit operand. The divided must be in Ax for 16-bit operation & divisor may be specified any one of the addressing modes except immediate.
- -) A 32-bit number in DX: Ax is divided by a 16-bit source with the quotient remaining in Ax & the remainder in Dx
- -) when a quotient is greater than FFFFH a divide by zero (type o) intersupt is generated.

-) The object code is IIII only mod 110 RIM. Por St:- DIU BL; BL= 8-bit divisor & Ax= 16-bit dividend object code = 1110 011w, mod 110 RIM = 1111 0110, 11 110 011 = F6,F3 agw=0

; code = Fb, Fl DIV CL

; code = F7, F3 DIU BY

; code = F7, F1 DIU CX

; code = F7, F2 DIU DX DIV [8x+10]; code = F7, 37,10

-> This instruction does not affect any frag.

S JAWADEESAN

IDIV Source (Signed)

AL + (Ax + SourceB) AH + Remainder At + (Dx: Ax ; Source 16) Dx + remainder.

- -> This instruction performs the same as DIV operation
- -) A 16-bit value in Ax is divided by an 8-bit source withe quotient in AL & the remainder in AH.
- Tif the result is too big fit in Al divide by o interrupt has is generated
- -) A 32-bit number in Dx: Ax is divided by 16-bit Source with the auction in Ax & the remainder in Dr.
- -> All flags are undefined after IDIV instruction.

The object code is IIII OIIW Mod III RIM

for 2014 BL ; 2n this instauction Ax + CL object code = 1111 ollw, mod III RIM = IIII ollo, II III oll = Fb, FB

; Eode = Fbiff IDIU BH ; code = FbiF9 2010 CL ; code = F7, FB LOIU BY ; code = F7, F9 COIU CX ; code = F7, FA IDIU DY IDIU [Bx+10]; code = F7, 3F, 10 comparison.

CMP Destination, Source

(S.JAGADEESAN)

- -> performs a nondestructive subtraction of source from destination but the result is not stored
- -> The Source & destination operand are compared
- -> The source operand may be R/M/I & the destination operand may be RIM but not an immediate.
- -) The result will not be shored but the flags are affected depending upon the result of subtraction.
- -) both source & destination operand are equal ZF=1
- -> Source operand > destination operand; CF=1 otherwise (F=0
- -> Flags are affected 0, S, Z, A, P&C
- -) The object code is

R M with Register FOOI lode Mod reg RIM 1000 cosw mod reg RIM data Imm to R/M 0011 110W data data Emm to ACC

for ex:- CMP AX,0100; compare 0100 with the ontent of AX data The obsect code is Tool \$1000 data

object = 0011 110416-bitdata = 0011 1101,0100 = 3D,00,014

S.JAGADEESAN

CMP Bx, 1234 ; code = 81, FB, 34, 12

emp AL, 22 ; code = 30,22

CMP BX (82] ; code = 3B, 1C

CMP [0100], Bx; code = 39,16,00,01

CMP (BX), CX , code = 39,0F

Negate

-> performs a complement operation.

NEG Destination (Changes the sign of the operand)

- -) This instruction performs a 21s complement of destination.
- -> 10 Obtain 2's complement, it subtracts the content of the destination from zero. I the result is stored in the destination operand (R/M)
- -> All the condition flags O,S,Z,A,P&C are affected,
- -> OF is set, The operation not completed successfully
- -> The object code is IIII ollw mod oll RIM.

ex: NEG Ax ; code = F7, D8

NEG BX ; code = FT, DB

NEG CX ; code = F7, D9

NEG DX; code = FTIDA

NEG CL; code = F6, D9

NEG DL ; code = F6, DA.

Increment & Decrement.

NAES3OANAE:S

-> This instruction either increment or decrement by 1 either 8-bit or 16-bit value.

INC Destination

Destination + Destination +1

- -> This instruction is executed, the content of the specified R/M by I
- -> The condition flags (0,5,2,A&P) are affected but the CF is not affected.
- -> immediate data connot be operand.

RIM IIII IIIW mod ooo RIM

By ex:- INC Ax; code= 01 000 reg=01 000 000 = 40

INC Bx ; code = 43

INC CX ; code = MI

INC Dx ; code = H2

INC [Bx]; code = FF,07.

DEC Destination.

S JAGADEESAN

Destination + Destination - 1

- -> The content of the specified R/M by 1
- -) After execution, all the condition frags are affected (0,8,2,A&P ==) depending upon the result.
- -) ef is not affected
- The object code is

fill mw mod RIM

Register (01 001 reg)

for Ex:- DEC Ax; The object code = 01001000=48

DEC BY; HB

DEC CX; 49

DEC DX; HA

DEC (BX); FF, OF.

BCD & ASCII Arithmetic.

- -> The microprocemor allows anithmetic manipulation of both BCD (Binary coded Decimal) & ASCII (Amesican Stundard Code for information interchange)
- -) BCD, two assimment techniques operate with BCD data: Addition & subtraction. le DAA & DAS.

S-JAGADEESAN)

-> The ASCII arithmetic instructions function with ASCII coded numbers. These numbers runge from 304

to 394 for me number 0-9 & 4 Enstructions Used.

DAA (Decimal Adjust After Addition) AL 4 (AL adjusted for BCD addition)

- -) This instruction is used to toursfer the result of the addition of two packed BCD numbers to a valid BCD number
- -> The result is stored in AL register only.
- -) if after addition, the lower nibble is greater then 06 will be added to the lower nibble in AL. than 9, AF is set,
- -) if the upper nibble is greater than 9, cf is set both is add to AL.
- AFICFIPE & ZF flags are affected.
- -sof is undefined.

The object code of oolooll = 27H

- ex-add two numbers 54& 26 & use DDA.
 - 1) MOU AL 154 3) ABOD AL 18L ; AL = 7A
 - W DAA; 7A+06 = 80 2) MOU BL, 26

S-JAGADEESAN)

DAS (Decimal Adjust for Bubbraction) AL + (AL adjusted for BCD subtraction.

- -). This instruction is used to convert the result of Subtraction of two packed BCD numbers to a valid BCD numbers.
- -> The subtraction will be stored in AL only.
- -> The lower nibble of AL is greater than 9, Ob will be subtracted, Cf is set.
- -> The upper nibble is greater mang, both will be subtracted from AL
- -) AFICF, 8F, PF & Zf are affected.
- -> OF is undefined.
- -> The obsect code of DAS is colo IIII = 2FH.

NAZSSANAE-E