


Design of a 3-bit Gray code counter using Sequential PAL

Problem Statement:

The counter is to be designed with one i/p terminal (which receives pulse signals) and one o/p terminal. It counts in the Gray system up to 7 and produces an o/p pulse for every 8 i/p pulses. After the count 7 is reached, the next pulse will reset the counter to its initial state, ie, to a count of zero.

Step-1: State diagram



step-2: State Table

PS	NS		O/P, Z	
	$x=0$	$x=1$	$z=0$	$z=1$
S ₀	S ₀	S ₁	0	0
S ₁	S ₁	S ₂	0	0
S ₂	S ₂	S ₃	0	0
S ₃	S ₃	S ₄	0	0
S ₄	S ₄	S ₅	0	0
S ₅	S ₅	S ₆	0	0
S ₆	S ₆	S ₇	0	0
S ₇	S ₇	S ₀	0	1

step-3

State Assignment

S ₀	000
S ₁	001
S ₂	011
S ₃	010
S ₄	110
S ₅	111
S ₆	101
S ₇	100

step-4: Transition Table

PS	I/P	NS	O/P
$y_2 y_1 y_0$	x	$y_2 y_1 y_0$	z
S ₀	0	S ₀	0
S ₀	1	S ₁	0
S ₁	0	S ₁	0
S ₁	1	S ₂	0
S ₂	0	S ₂	0
S ₂	1	S ₃	0
S ₃	0	S ₃	0
S ₃	1	S ₄	0
S ₄	0	S ₄	0
S ₄	1	S ₅	0
S ₅	0	S ₅	0
S ₅	1	S ₆	0
S ₆	0	S ₆	0
S ₆	1	S ₇	0
S ₇	0	S ₇	0
S ₇	1	S ₀	1

Step-5: Excitation Table

PS	I/p	NS	FF i/ps	o/p
$y_2 y_1 y_0$	x	$y_2 y_1 y_0$	$D_2 D_1 D_0$	z
0 0 0	0	0 0 0	0 0 0	0
0 0 0	1	0 0 1	0 0 1	0
0 0 1	0	0 0 1	0 0 1	0
0 0 1	1	0 1 1	0 1 1	0
0 1 0	0	0 1 0	0 1 0	0
0 1 0	1	1 1 0	1 1 0	0
0 1 1	0	0 1 1	0 1 1	0
0 1 1	1	0 1 0	0 1 0	0
1 0 0	0	1 0 0	1 0 0	0
1 0 0	1	0 0 0	0 0 0	1
1 0 1	0	1 0 1	1 0 1	0
1 0 1	1	1 0 0	1 0 0	0
1 1 0	0	1 1 0	1 1 0	0
1 1 0	1	1 1 1	1 1 1	0
1 1 1	0	1 1 1	1 1 1	0
1 1 1	1	1 0 1	1 0 1	0

Step-7: K-Maps and minimal expressions

$y_2 y_1 \backslash y_0 x$

	00	01	11	10
00	0	0	0	0
01	0	1	0	0
11	1	1	1	1
10	1	0	1	1

$$D_2 = \bar{y}_0 \bar{x} + y_1$$

$$D_2 = y_2 \bar{y}_0 \bar{x} + y_1 \bar{y}_0 x + y_2 y_0$$

$y_2 y_1 \backslash y_0 x$

	00	01	11	10
00	0	0	1	0
01	1	1	1	1
11	1	1	0	1
10	0	0	0	0

$$D_1 = y_1 \bar{y}_0 + \bar{y}_2 y_0 x + y_1 y_0 \bar{x}$$


$y_2 y_1 y_0 x$	00	01	11	10
00	0	1	1	1
01	0	0	0	1
11	0	1	1	1
10	0	0	0	1

$$D_0 = y_0 \bar{x} + \bar{y}_2 \bar{y}_1 x + y_2 y_1 x$$

$y_2 y_1 y_0 x$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	0	0	0	0
10	0	1	0	0

$$Z = y_2 \bar{y}_1 \bar{y}_0 x$$

Step-8: Implementation using sequential PAL




Design of Sequence detector using Sequential PAL

Problem Statement


A long sequence of pulses enters a synchronous sequential circuit which is required to produce an output $Z=1$, whenever the sequence 1111 occurs. overlapping sequences are accepted. For example,

if the input is $\rightarrow 0101111$

the required O/P is $\rightarrow 00000011$



Step-1: State diagram for sequence (1111) detector



Step-2: State Table

PS	NS		O/P, Z	
	X=0	X=1	X=0	X=1
A	A	B	0	0
B	A	C	0	0
C	A	D	0	0
D	A	D	0	1

Step-3: State Assignment

A	00
B	01
C	10
D	11

Step-4: Transition Table

PS		NS (y_1, y_2)		o/p (z)	
y_1	y_2	$x=0$	$x=1$	$x=0$	$x=1$
0	0	0 0	0 1	0	0
0	1	0 0	1 0	0	0
1	0	0 0	1 1	0	0
1	1	0 0	1 1	0	1

Excitation Table - Step 5

PS			I/p		NS		FF i/ps		O/p
y_1	y_2	x	y_1	y_2	D_1	D_2	Z		
0	0	0	0	0	0	0	0		
0	0	1	0	1	0	1	0		
0	1	0	0	0	0	0	0		
0	1	1	1	0	1	0	0		
1	0	0	0	0	0	0	0		
1	0	1	1	1	1	1	0		
1	1	0	0	0	0	0	0		
1	1	1	1	1	1	1	1		

Step-6: K-Maps

$y_1 \backslash y_2 x$				
	00	01	11	10
0	0	0	1	0
1	0	1	1	0

$$D_1 = y_2 x + y_1 x$$

$y_1 \backslash y_2 x$				
	00	01	11	10
0	0	1	0	0
1	0	1	1	0

$$D_2 = \bar{y}_2 x + y_1 x$$

$y_1 \backslash y_2 x$				
	00	01	11	10
0	0	0	0	0
1	0	0	1	0

$$Z = y_1 y_2 x$$

Step-7: Logic diagram

