

UNIT-4

Dealgn with programmable logic devices


⊕ PLD ÷


gates with divided in to and array in to





- @ Rom is the NON Volatile memory
- @ RAM is the Volatile memory





80 H3 filaibic) = Em (1121416) f2|AIBIC) = Em (0111617) \$ (A(B(C) = EM (216) Bc BC 60 fr = BC + CA + BCA BA+ BA BC BC butfut Input Present 5AGGE f2 term 0 0 BC 0 0 Č A Q, Ó BCA 0 O 0 BA 0 0 BA

```
pate
cf 06 2022
    combinational togic circuit, has 4 Input and two
 of p's. The of p is 1, gives, I of when the ile combination
       greater than or equal to 100 , and the olp, gives
  high ofe
             when
                    ip combination is < 1001 · implement
      crick with
                     PLA
  the
Sept
             C
                          +
              0
                         0
                         0
                         O.
       10,
           1 0
      5 1 1 1 ...
```

filasoca) = & m(911011112113114115) = AB+ AD+AC francia) = Em [01112131415161718) = A+670

pate 10/00/2022 derial - in - Parallel - out - shift - Register - 02 parta CKK NHOL CONG =+ ubrary IEEE; use jece std_logic - 1164. all; entity sipo is Port (clk clear : in std_logic; pata : in Std_logic; : out std_logic rector (3 down to 0) end SIPU Architecture arch of 5200 is begin Process (CLK) begin . if clear = 11 . then Q = "0000" eise it (CLK 'event and CLK = i) then P(3 down to 1) & P(2 down to 0);

Q10) L Data

end If

end Process


end arch

Programmable table PLA mput Present Out part . te ym A B C f2 AB B -0 BC logic diogram Be Ac AB+AC AC+BC combinational circuit for the function PLA + (AIBE) Em (121416) ; f2 AIBIC)= Em'0, (1617), f3(A1B1:) Em (216)

pare 01/06/2022 Implement the combinational circuit for the junction PLAF (A1 B1C) = 2m (41517) fo(fibic) = Em (31519) step - L Input output 8 Ð C 0 Ó 0 0 0 0 O 0 0) 01 Step 2 simplification BC BC A 01 00 A 0 o


map elmpirfication

$$A = AB + AC$$
 $A = AC + BC$




1 E3(B3 B2 B1 B0) = cm (516171819) = B3+B2B0+B2B1 01 11 01 B3B2 ١ 01 × X 10 e2 (B3 B2 B1 B0) = Em (112131419) = B182 + B0B2 + B2 BO BI EI (83 B2 B1 B0) = Em (013141718) = B0 B1 + B0 B1 E0 (B3 B2 B1 B0) = Em 101 2141 618) = BU O pitterence blu PROM , PLA & PAL PRom P1A PAL 1) fired AND away 1) Both AND & UR 1) Programmable Programmoble up avving programmable PLANTED CHAR fixed on array 2) All the minterms a) AND array combé ore decoded programmed to get desired minterm 3) only bodean function 3) my boolean function in Standard Sup in sop form can form can implemented be implemented . I 4) It is closely than It is also very cheaper toy ics PLA & PROM cheapey

b.Tbo	
entity papo is	
Port (CLK : In std-logic b : in std-logic-vector (3 down to 0); q : out std-logic-vector (3 down to 0)	.)
end babo	,
architecture proh of PIPO, is	
begin	
Process (Crk)	
pediu	
end it cond process cond process conditions \rightarrow co	mar)
synchronous up counter	
logic) V	Q:
Library MAN	
use leee - std-wools - 1164.011	
entity upcounter is	
Port lciki RST: In std-10910	
count: in out std-logic) - vector (3 do	מה המ
end up counter.	




Basic macto cell logic +



eccur in 3 or more times at an old terminal of a logic network, when the old is supposed to change only is during a transition blue two.o. 1/P states, differing in the value of 1 variable.

essential horoxed is a type of hozord that exceeds only in asynchronous sequential dreuit with a or more feed back



i) months. Programmable togle devices (CPLD)

field - Programmable togle device

block5 en commercial cpups have up to so pro blothered 5/06/22 UNIT-5 FPGA (field Programmable gate array) # FPGIA logic block consists configurable logic PLOCKE (CTB) tamily FPGR CLR consists i) xitinix Lookup tables ii) ii) multiplexer ActeL iii) gates (ii) Altera in) trib strobs Basic prchitecture of xilinx spartan IN BIOCK (00 CLB IO SO Block TICLE HOCK CLB 618 CLB TO Bloc K Architecture (logic block) Bosic FPGA 3-IP Y LUT mux d clK-


of an essential hozard is tost by a unequal dela along 2 or more Path that originate from the same input @ escential hazard connot be connected by adding the redunant terms 1 the / problem ® to avoid the essential hazard each to ckt must be handled with the Individual to delay with in the feedback fath 19 compared with delays of other signals that originate from the input terminal. @ PAL (AND is programmable & OR is thred) OPLA (OR 19 Programmable & AND is fixed) e CPLD PLD PLD PLD Programmable Switch matrix PLD PLD PLD e Program & PLD con handle 10-20 logic equation De for more complex circults complex plo or chip can be used to in which plo are inter connecte d.

diag ram AB @ Implement the tollowing Boolean function using Y(AIBICIA) = (213, 8,940,112113) 2 (A, B, C, D) = & (+13141619117114) AT + ABC + BCD 4.2 J 5 as AB AB = BD + BCB AA.

E FPGA constate of an array of 1000 or 1000 of logic blocks surrounded by a programmable ilp & of blocks connected together the term of field Programmable programming in the Heid.

@ modified the device function (user friendly)

The expansive, easy radiation of togic network in the hard ware configurable logic block (CLB)



& the clock speed is 80 mHz tx c-4000) speed. €