B.Tech. DEGREE EXAMINATION, JULY 2022

Fourth Semester

18ECE206J – ADVANCED DIGITAL SYSTEM DESIGN

(For the candidates admitted from the academic year 2020-2021 to 2021-2022)

Note:	
(i)	Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed
	over to hall invigilator at the end of 40 th minute.

(ii) Part - B should be answered in answer booklet. Time: 21/2 Hours Max. Marks: 75 $PART - A (25 \times 1 = 25 Marks)$ Marks BL CO PO Answer ALL Questions 1. How many select lines are required to make a 64×1 multiplexer? 2 1 1 (A) 2 (B) 4 (C) 6 (D) 8 2. Flip flop is used as 1 1 1 (A) Converter element (B) Storage element (C) Delay element (D) Inverter element 3. How many states will be present while detecting the sequence 1101 using Moore machine? (A) 4 (C) 6 (D) 7 ____can be used to decompose functions with a large number of variables into functions with less number of variables (A) Shannon's expansion theorem (B) Consensus theorem (D) Reed-Muller theorem (C) De-Morgan's theorem 5. Dual consensus theorem of $(X+Y)(\overline{X}+Z)(Y+Z)$ is 2 1 1 (A) (X+Y)(Y+Z)(B) $(X+Y)(\overline{X}+Z)$ (C) $(\overline{X}+Z)(Y+Z)$ (D) $(X+Y)(\overline{X}+\overline{Z})$ 6. Which types of memory elements are used in synchronous sequential 1 2 2 circuits? (A) Unclocked flip-flops (B) Clocked flip-flops (C) Time delay elements (D) ROM 7. The operation of the logic function is defined in the ____ (A) Entity section (B) Architecture section

(D) Port declaration

(C) Component section

8.	Whic	1	1	2	. 2			
		Begin		End				
	(C)	Process	(D)	Case		t		
9.	"RO	L" is aoperate	or.		1	1	2	2
	(A)	Shift		Logical				
	(C)	Arithmetic	(D)	Relational				
10.	ASM	I chart has			1	1	2	2
	(A)	1 entry	(B)	2 entries				
	(C)	3 entries	(D)	4 entries				
11.		flow table has only one	stabl	e state in each row.	1	1	3	2
		Primitive		Non-primitive				
	(C)	Transition	(D)	FSM				
12.	varia	ible changes is called as	s wil	l change value when one input	1	1	3	2
	(A)	Glitches		Hazards				
	(C)	Race	(D)	Don't care condition				
13.	A flo	ow table with 4 rows required a n	ninim	num ofstate variable.	1	2	3	2
	(A)	I w w	(B)					
	(C)	3	(D)	4				
14.	Impl	ication table is used to find			1	1	3	2
	S revered	Compatible		Non-compatible				
	(C)	Unknown	(D)	Unequivalent				
		t would a wait statement do?	(T)		1	1	3	2
	(A)	Performs looping execution	(B)	Performs unequal execution				
	(C)	rise time	(D)	Suspends after execution of last statement				
16.	Prog	rammable array logic (PAL) cor OR gates.	ısists	ofAND gates and	1	1	4	2
	(A)		(B)	Programmable, fixed				
		Fixed, fixed		Programmable, programmable				
17.	PLA	connected with	to be	comes PAL.	1	1	4	2
		AND gate		OR gate				
		XOR gate		Flip gate				
18.	Dyna	mic hazard occurs in			1	1	4	2
		Sequential circuit	(B)	Combinational circuit				
		Clocked circuit	` '	Un clocked circuit				
19.	In PR	COM all theare o	decod	led.	1	2	4	2
		Maxterms		Min terms				
		Logics		Array elements				
	100	Care Control of the C		sed.				

20.		A refers	to								1	1	4	2
		Field Array	Programmable	Gate	(B)	Field 1	Proble	em G	ate Arr	ay				
	. ,	First Array	Programmable	Gate	(D)	First Arithr		ogran	ımable	Gate				
21.	Wha	t is the u	use of LUT in the	e CLB b	lock?	į					1	1	5	2.
	(A)	Function READ	on generator	CLB	(B)	Storag Write	ge							
22.	How interest (A)	connect	single length	lines			able	in :	XILIN	X 4000	1	1	5	2
	(C)				(B) (D)				-					
23	How	many l	Ogic inputs are e	rroilable	! 371		2000				1	1	5	2
25.	(A)	5	ogic inputs are a	vallable	(B)		3000	FPGA	A ?		1	1	J	-
	(C)	4			(D)									
24.	POR	T map i	is used in	m	odell	ing.			100		1	1	5	2
	(A)	Behavi	oural			Struct	ural							
	(C)	Data fl	ow		. ,	Circu		el						
25.	arch begi	itecture	modelling of the ar of find is	followi	ng pro	ogram,	- 140 140 150		9		1	2	5	2
	end	ar;										*		
	(A) (C)	Behavi Data fl			(B) (D)	Struct Switc		1						
	(0)	Data II	low		(D)	Swite	11 10 0	<i>7</i> 1						
			PART – B Answer	•						• 	Marks	BL	со	PO
26. a.	proc grap	duces and d	al circuit has ar n output Z=1, for esign the circuit 1,001,010,100	the inp	ut se	quence					10	3	1	3
	<i>Z</i> =	000001	0000010100											
L:	Ctat	a Chann	on's expansion t	(OR)	and	imnlem	nent th	ne foi	lowing	function	5	3	1	3
D.1.	usin	<u>g 4×1</u> N		HICOLEHI	anu		·		TO WILL	, runonon				
						- '					5	3	1	3
ii.		$Ve \overline{ABI}$ frem.	$\overline{D} + BCD + AB\overline{C}$	+ <i>ABD</i> =	= <i>BC</i> .	D + AL) + <i>AB</i>	sC u	sing (onsensus	3		•	J

27. a. Reduce the following state table using implication chart method and use 10 3 2 appropriate state assignment rules on the reduced states.

Present state	Next s	tate	Output z		
	x = 0	x=1			
a	e	e	1		
b	С	e	1		
c ·	i	h	0		
d	h	a	1		
e	i	f	0		
f	e	g	0		
g	h	b.	1		
h	С	d	0		
i	f	b	1		

(OR)

b. Explain VHDL data types and operators with an example.

10 3 3 3

10

28. a. An asynchronous sequential circuit with two inputs X and Y and with one output Z. whenever Y is 1, input X is transferred to Z. when Y is 0, the output does not change for any change in X. Draw the state diagram and mention its reduced flow table.

(OR)

- b. An asynchronous sequential circuit is described by the excitation and output function $Y = X_1 \overline{X}_2 + (X_1 + \overline{X}_2)Y$ and Z = Y. Where Y and Z are excitation and output functions respectively.
 - (i) Draw the logic diagram
 - (ii) Derive the transition table and output map
 - (iii) Obtain a two-state flow table
 - (iv) Describe the behavior of the circuit

29. a. Define hazards and explain various types of hazards with suitable example. 10 3 4

(OR)

b. Illustrate how a PLA can be used for combinational logic design with 10 3 4 3 reference to the functions

$$f_1(a,b,c) = \sum m(0,1,3,4)$$

$$f_2(a,b,c) = \sum m(1,2,3,4,5)$$

Realize the same assuming that a 3×4×2 PLA is available.

30. a. With a neat diagram, explain the architecture of Xilinx 3000 series FPGA. 10 3 5 3

(OR)

b. Write a VHDL code to implement 4-bit binary adder using structural 10 3 5 3 design approach.

* * * * *