


Test: CLAT-2
Date: 25.05.2022
Course Code & Title: 18ECE206J Advanced Digital System Design
Duration: 1 Hour 40 Minutes
Year & Sem: II & IV
Max. Marks: 50
Course Articulation Matrix:

| 18ECE206J / Advanced Digital System Design | | Program Outcomes (POs) | | | | | | | | | | | | | | |
|--|---|------------------------|---|---|---|---|---|---|---|---|----|----|----|---------------------------------|---|---|
| | | Graduate Attributes | | | | | | | | | | | | Program Specific Outcomes (PSO) | | |
| S.No. | Course Outcomes (CO): | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 1 | 2 | 3 |
| 1 | Apply advanced theorems to simplify the design aspects of various practical circuits and design Mealy and Moore models of sequential circuit. | 2 | - | 2 | - | - | - | - | - | - | - | - | - | - | - | - |
| 2 | Implement synchronous sequential circuits and write VHDL Code | - | 2 | 2 | - | - | - | - | - | - | - | - | - | - | - | - |
| 3 | Analyze asynchronous sequential circuits and write code using VHDL. | - | 2 | 2 | - | - | - | - | - | - | - | - | - | - | - | - |
| 4 | Implement Hazard free circuits and various digital circuits using Programmable Logic Devices. | - | 2 | 2 | - | - | - | - | - | - | - | - | - | - | - | - |
| 5 | Demonstrate FPGAs and Construct digital circuits using VHDL. | - | 3 | 3 | - | - | - | - | - | - | - | - | - | - | - | 2 |
| 6 | Design and verify the experiments in the laboratory with hardware and software. | - | - | - | - | 3 | - | - | - | 2 | - | - | 3 | 3 | - | 2 |

Part - A
(10 x 1 = 10 Marks)
Instructions: Answer all Questions

| Q. No | Question | Marks | BL | CO | PO | PI Code |
|-------|---|-------|----|----|----|---------|
| 1 | A signal cannot be declared inside a _____ (a) Process (b) Sequential (c) Concurrent (d) Wait | 1 | 1 | 2 | 2 | 2.3.1 |
| 2 | State reduction in the sequential circuit represents the reduction of (a) Number of flip flops (b) Number of OR gates (c) Number of AND gates (d) Number of Counters | 1 | 1 | 2 | 2 | 2.3.1 |
| 3 | Which of the following is not a Data type? (a) std_logic_vector (b) bit_vector (c) std_bit_logic | 1 | 1 | 2 | 2 | 2.3.1 |


| | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------------------------------|--|----|----|---|---|-------|---|-------------------------------|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|-------|
| | (d) bit | | | | | | | | | | | | | | | | | | | | | | | | |
| 4 | The result of the shift operation: 1001010 srl3 is (a) 0001001 (b) 0010010 (c) 1001011 (d) 1111000 | 1 | 1 | 2 | 2 | 2.3.1 | | | | | | | | | | | | | | | | | | | |
| 5 | what is wrong in the following VHDL code entity 2and is port (A, B: in BIT; Y: out BIT); end 2and; (a) port list (b) entity name (c) end (d)entity | 1 | 1 | 2 | 3 | 3.1.1 | | | | | | | | | | | | | | | | | | | |
| 6 | _____ flow table has only one stable state in each row. (a) Primitive (b) Non-primitive (c) transition (d) FSM | 1 | 1 | 3 | 2 | 2.1.1 | | | | | | | | | | | | | | | | | | | |
| 7 | The logic circuit causes the output to go to 0, When it should remain at 1, which produce (a) Static 0 hazard (b) Static 1 hazard (c) Dynamic hazard (d) Essential hazard | 1 | 1 | 3 | 2 | 2.1.1 | | | | | | | | | | | | | | | | | | | |
| 8 | The compatible pairs of the merger diagram are  (a) (a,b)(b,c)(c,e)(c,d)(d,e) (b) (a,b)(b,c)(a,d)(c,e)(c,d) (c) (a,b)(b,c)(d,e) (d) (a,b)(b,c)(a,d)(c,e)(c,d)(d,e) | 1 | 2 | 3 | 3 | 3.2.1 | | | | | | | | | | | | | | | | | | | |
| 9 | The total stable states in the given flow table are <table><tr><td colspan="2" rowspan="2"></td><td colspan="2">x</td></tr><tr><td>0</td><td>1</td></tr><tr><td rowspan="4">y₁ y₂</td><td>00</td><td>00</td><td>01</td></tr><tr><td>01</td><td>11</td><td>01</td></tr><tr><td>11</td><td>11</td><td>10</td></tr><tr><td>10</td><td>00</td><td>10</td></tr></table> (a) 001,110,101,111 (b) 000, 011,110,101 (c) 000,111,001,101 (d) 001,010,111,100 | | | x | | 0 | 1 | y ₁ y ₂ | 00 | 00 | 01 | 01 | 11 | 01 | 11 | 11 | 10 | 10 | 00 | 10 | 1 | 2 | 3 | 3 | 3.2.1 |
| | | | | x | | | | | | | | | | | | | | | | | | | | | |
| | | 0 | 1 | | | | | | | | | | | | | | | | | | | | | | |
| y ₁ y ₂ | 00 | 00 | 01 | | | | | | | | | | | | | | | | | | | | | | |
| | 01 | 11 | 01 | | | | | | | | | | | | | | | | | | | | | | |
| | 11 | 11 | 10 | | | | | | | | | | | | | | | | | | | | | | |
| | 10 | 00 | 10 | | | | | | | | | | | | | | | | | | | | | | |
| 10 | Next state equation of the given transition table is | 1 | 2 | 3 | 3 | 3.2.1 | | | | | | | | | | | | | | | | | | | |

| | | | | | | |
|--|---------------------|---|---|--|--|--|
| | | | | | | |
| | | <div style="text-align: center;">x</div> | | | | |
| | $y_1 y_2$ | 0 | 1 | | | |
| | 00 | 0 | 1 | | | |
| | 01 | 1 | 1 | | | |
| | 11 | 1 | 0 | | | |
| | 10 | 0 | 0 | | | |
| | (a) $xy_2 + xy_1$ | | | | | |
| | (b) $x'y_2 + xy_1$ | | | | | |
| | (c) $x'y_2 + x'y_1$ | | | | | |
| | (d) $x'y_2 + xy_1$ | | | | | |

Section- B1
(2 X 10 Marks = 20 Marks)

Instructions: Answer Any Two Questions

| 11 | <p>(i) Reduce the following table using implication chart (8)</p> <div><p>11 (i) Implication table</p><table><tr><td>b</td><td>d, e, ✓</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>c</td><td>x</td><td>x</td><td></td><td></td><td></td><td></td></tr><tr><td>d</td><td>x</td><td>x</td><td>x</td><td></td><td></td><td></td></tr><tr><td>e</td><td>x</td><td>x</td><td>x</td><td>✓</td><td></td><td></td></tr><tr><td>f</td><td>c, d</td><td>a, b, c, e, f</td><td>x</td><td>x</td><td>x</td><td></td></tr><tr><td>g</td><td>x</td><td>x</td><td>x</td><td>d, e</td><td>d, e</td><td>x</td></tr><tr><td></td><td>a</td><td>b</td><td>c</td><td>d</td><td>e</td><td>f</td></tr></table><p>Equivalent states (a, b) (d, e) (d, g) (e, g)</p><p>Merger graph</p><p>Maximal Compatible (a, b) (c) (d, e, g) (f)</p><p>Reduced State table</p><table><tr><th>P.S</th><th>N.S x=0 x=1</th><th>O/P x=0 x=1</th></tr><tr><td>a</td><td>d a</td><td>0 0</td></tr><tr><td>b</td><td>d a</td><td>0 0</td></tr><tr><td>c</td><td>d f</td><td>0 1</td></tr><tr><td>d</td><td>a d</td><td>1 0</td></tr><tr><td>e</td><td>a d</td><td>1 0</td></tr><tr><td>f</td><td>c a</td><td>0 0</td></tr><tr><td>g</td><td>a d</td><td>1 0</td></tr></table><p>a, b → a c → c d, e, g → d f → f</p><p>Reduced State table</p><table><tr><th>P.S</th><th>N.S x=0, x=1</th><th>O/P x=0 x=1</th></tr><tr><td>a</td><td>d a</td><td>0 0</td></tr><tr><td>c</td><td>d f</td><td>0 1</td></tr><tr><td>d</td><td>a d</td><td>1 0</td></tr><tr><td>f</td><td>c a</td><td>0 0</td></tr></table></div> | b | d, e, ✓ | | | | | | c | x | x | | | | | d | x | x | x | | | | e | x | x | x | ✓ | | | f | c, d | a, b, c, e, f | x | x | x | | g | x | x | x | d, e | d, e | x | | a | b | c | d | e | f | P.S | N.S x=0 x=1 | O/P x=0 x=1 | a | d a | 0 0 | b | d a | 0 0 | c | d f | 0 1 | d | a d | 1 0 | e | a d | 1 0 | f | c a | 0 0 | g | a d | 1 0 | P.S | N.S x=0, x=1 | O/P x=0 x=1 | a | d a | 0 0 | c | d f | 0 1 | d | a d | 1 0 | f | c a | 0 0 | 10 (8+2) | 2 | 2 | 3 | 3.1.1 |
|--|---|-------------------------|-----------------------|-------------------------|-----------------------|-------|-----|-----|-------|---|-----|-----|-------|---|-----|-----|-------|---|-----|-----|-------|---|-----|-----|-------|---|---|--|--|---|------|---------------|---|---|---|--|---|---|---|---|------|------|---|--|---|---|---|---|---|---|-----|----------------|----------------|---|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|-----|-----------------|----------------|---|-----|-----|---|-----|-----|---|-----|-----|---|-----|-----|-------------|---|---|---|-------|
| b | d, e, ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| c | x | x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| d | x | x | x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| e | x | x | x | ✓ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| f | c, d | a, b, c, e, f | x | x | x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| g | x | x | x | d, e | d, e | x | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | a | b | c | d | e | f | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| P.S | N.S x=0 x=1 | O/P x=0 x=1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| a | d a | 0 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b | d a | 0 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| c | d f | 0 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| d | a d | 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| e | a d | 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| f | c a | 0 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| g | a d | 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| P.S | N.S x=0, x=1 | O/P x=0 x=1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| a | d a | 0 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| c | d f | 0 1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| d | a d | 1 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| f | c a | 0 0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| (ii) Write about state assignment and its types. (2) | <ul style="list-style-type: none">In order to design a sequential circuit with physical components, it is necessary to assign unique coded binary values to the states. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | <p>Three Possible Binary State Assignments</p> <table><tr><th>State</th><th>Assignment 1, Binary</th><th>Assignment 2, Gray Code</th><th>Assignment 3, One-Hot</th></tr><tr><td>a</td><td>000</td><td>000</td><td>00001</td></tr><tr><td>b</td><td>001</td><td>001</td><td>00010</td></tr><tr><td>c</td><td>010</td><td>011</td><td>00100</td></tr><tr><td>d</td><td>011</td><td>010</td><td>01000</td></tr><tr><td>e</td><td>100</td><td>110</td><td>10000</td></tr></table> | State | Assignment 1, Binary | Assignment 2, Gray Code | Assignment 3, One-Hot | a | 000 | 000 | 00001 | b | 001 | 001 | 00010 | c | 010 | 011 | 00100 | d | 011 | 010 | 01000 | e | 100 | 110 | 10000 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| State | Assignment 1, Binary | Assignment 2, Gray Code | Assignment 3, One-Hot | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| a | 000 | 000 | 00001 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| b | 001 | 001 | 00010 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| c | 010 | 011 | 00100 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| d | 011 | 010 | 01000 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| e | 100 | 110 | 10000 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 12 | Draw the ASM for the given state diagram | 5 | 3 | 2 | 3 | 3.1.1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |




| | | | | | | |
|----|--|---|---|---|---|-------|
| | <p>Q2) (i) ASM Chart :</p>  <p>(ii) Explain Scalar data type in VHDL with example (5)</p> <ul style="list-style-type: none"> Integer <ul style="list-style-type: none"> Minimum range for any implementation as defined by standard: -2,147,483,647 to 2,147,483,647 Integer assignment example <pre> ARCHITECTURE test_int OF test IS BEGIN PROCESS (X) VARIABLE a: INTEGER; BEGIN a := 1; -- OK a := -1; -- OK a := 1.0; -- bad END PROCESS; END TEST; </pre> <ul style="list-style-type: none"> Real <ul style="list-style-type: none"> Minimum range for any implementation as defined by standard: -1.0E38 to 1.0E38 Real assignment example <pre> ARCHITECTURE test_real OF test IS BEGIN PROCESS (X) VARIABLE a: REAL; BEGIN a := 1.3; -- OK a := -7.5; -- OK a := 1; -- bad a := 1.7E13; --OK a := 5.3 ns; -- bad END PROCESS; END TEST; </pre> <ul style="list-style-type: none"> Enumerated <ul style="list-style-type: none"> User defined range Enumerated example <pre> TYPE binary IS (ON, OFF); ... some statements ... ARCHITECTURE test_enum OF test IS BEGIN PROCESS (X) VARIABLE a: binary; BEGIN a := ON; -- OK ... more statements ... a := off; -- OK ... more statements ... END PROCESS; END TEST; </pre> <ul style="list-style-type: none"> Physical <ul style="list-style-type: none"> Can be user defined range Physical type example <pre> TYPE resistance IS RANGE 0 to 1000000 UNITS ohm; -- ohm Kohm = 1000 ohm; -- 1 KΩ Mohm = 1000 kohm; -- 1 MΩ END UNITS; </pre> | 5 | 2 | 2 | 3 | 3.1.1 |
| 13 | <p>(i) Explain the VHDL operators with example?</p> <p>Logical Operators: and, or, not, nand, nor, xor, xnor</p> <p>Relational Operators: =, /=, <, <=, >, >=</p> <p>Shift Operators: sll, srl, sla, sra, rol,ror</p> | 5 | 2 | 2 | 2 | 2.3.1 |

| | | | | | |
|--|---|---|---|---|-------|
| | <p>Adding Operators: +, -, & Multiplying Operators: *, /, mod, rem</p> | | | | |
| | <p>(ii) Write a VHDL program for 4 X1 MUX using 'Case' statement</p> <pre> 1 library ieee ; 2 use ieee.std_logic_1164.all ; 3 entity mux_case is 4 port(I:in std_logic_vector(0 to 3); 5 s:in std_logic_vector(1 downto 0); 6 y:out std_logic); 7 end mux_case; 8 architecture muxx of mux_case is 9 begin 10 process(I) 11 variable x:std_logic; 12 begin 13 case s is 14 when "00"=>x:=I(0); 15 when "01"=>x:=I(1); 16 when "10"=>x:=I(2); 17 when others=>x:=I(3); 18 --when others=> y<="----"; 19 end case; 20 y<=x; 21 end process; 22 end muxx;</pre> | 5 | 3 | 2 | 2 |
| | | | | | 2.3.1 |

Section- B2
(2 X 10 Marks = 20 Marks)



Instructions: Answer Any Two Questions

| | | | | | | |
|----|---|---------------|---|---|---|-------|
| 14 | <p>a) Draw the state diagram (5)</p> <p>b) Construct the primitive flow table (3)</p> <p>c) Derive the reduced flow table (2)</p> | 10 (5+3+2) | 4 | 3 | 3 | 3.2.1 |
|----|---|---------------|---|---|---|-------|

| | <p>primitive flow table:</p> <table><tr><th>P.S</th><th colspan="4">N.S, o/p(z)</th></tr><tr><th></th><th>00</th><th>01</th><th>11</th><th>10</th></tr><tr><td>A</td><td>(A,0)</td><td>B,0</td><td>-,-</td><td>C,0</td></tr><tr><td>B</td><td>A,0</td><td>(B,0)</td><td>D,-</td><td>-,-</td></tr><tr><td>C</td><td>A,0</td><td>-,-</td><td>E,0</td><td>(C,0)</td></tr><tr><td>D</td><td>-,-</td><td>F,1</td><td>(D,1)</td><td>C,-</td></tr><tr><td>E</td><td>-,-</td><td>F,1</td><td>(E,0)</td><td>C,0</td></tr><tr><td>F</td><td>A,-</td><td>(F,-)</td><td>D,1</td><td>-,-</td></tr></table> <p>Reduced Flow table</p> <table><tr><th>P.S</th><th colspan="4">N.S, o/p(z)</th></tr><tr><th></th><th>00</th><th>01</th><th>11</th><th>10</th></tr><tr><td>S₀(A,B)</td><td>A,0</td><td>B,0</td><td>D,-</td><td>C,0</td></tr><tr><td>S₁(C,E)</td><td>A,0</td><td>F,-</td><td>E,0</td><td>C,0</td></tr><tr><td>S₂(D,F)</td><td>A,-</td><td>F,1</td><td>D,1</td><td>C,-</td></tr></table> <table><tr><th>P.S</th><th colspan="4">N.S, o/p(z)</th></tr><tr><th></th><th>00</th><th>01</th><th>11</th><th>10</th></tr><tr><td>S₀</td><td>S₀,0</td><td>S₀,0</td><td>S₂,-</td><td>S₁,0</td></tr><tr><td>S₁</td><td>S₀,0</td><td>S₂,-</td><td>S₁,0</td><td>S₁,0</td></tr><tr><td>S₂</td><td>S₂,-</td><td>S₂,1</td><td>S₂,1</td><td>S₁,-</td></tr></table> | P.S | N.S, o/p(z) | | | | | 00 | 01 | 11 | 10 | A | (A,0) | B,0 | -,- | C,0 | B | A,0 | (B,0) | D,- | -,- | C | A,0 | -,- | E,0 | (C,0) | D | -,- | F,1 | (D,1) | C,- | E | -,- | F,1 | (E,0) | C,0 | F | A,- | (F,-) | D,1 | -,- | P.S | N.S, o/p(z) | | | | | 00 | 01 | 11 | 10 | S ₀ (A,B) | A,0 | B,0 | D,- | C,0 | S ₁ (C,E) | A,0 | F,- | E,0 | C,0 | S ₂ (D,F) | A,- | F,1 | D,1 | C,- | P.S | N.S, o/p(z) | | | | | 00 | 01 | 11 | 10 | S ₀ | S ₀ ,0 | S ₀ ,0 | S ₂ ,- | S ₁ ,0 | S ₁ | S ₀ ,0 | S ₂ ,- | S ₁ ,0 | S ₁ ,0 | S ₂ | S ₂ ,- | S ₂ ,1 | S ₂ ,1 | S ₁ ,- | | | | | |
|----------------------|--|-------------------|-------------------|-------------------|---|-------|--|----|----|----|----|---|-------|-----|-----|-----|---|-----|-------|-----|-----|---|-----|-----|-----|-------|---|-----|-----|-------|-----|---|-----|-----|-------|-----|---|-----|-------|-----|-----|-----|-------------|--|--|--|--|----|----|----|----|----------------------|-----|-----|-----|-----|----------------------|-----|-----|-----|-----|----------------------|-----|-----|-----|-----|-----|-------------|--|--|--|--|----|----|----|----|----------------|-------------------|-------------------|-------------------|-------------------|----------------|-------------------|-------------------|-------------------|-------------------|----------------|-------------------|-------------------|-------------------|-------------------|--|--|--|--|--|
| P.S | N.S, o/p(z) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 00 | 01 | 11 | 10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| A | (A,0) | B,0 | -,- | C,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| B | A,0 | (B,0) | D,- | -,- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| C | A,0 | -,- | E,0 | (C,0) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| D | -,- | F,1 | (D,1) | C,- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| E | -,- | F,1 | (E,0) | C,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| F | A,- | (F,-) | D,1 | -,- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| P.S | N.S, o/p(z) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 00 | 01 | 11 | 10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₀ (A,B) | A,0 | B,0 | D,- | C,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₁ (C,E) | A,0 | F,- | E,0 | C,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₂ (D,F) | A,- | F,1 | D,1 | C,- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| P.S | N.S, o/p(z) | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | 00 | 01 | 11 | 10 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₀ | S ₀ ,0 | S ₀ ,0 | S ₂ ,- | S ₁ ,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₁ | S ₀ ,0 | S ₂ ,- | S ₁ ,0 | S ₁ ,0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| S ₂ | S ₂ ,- | S ₂ ,1 | S ₂ ,1 | S ₁ ,- | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 15 | <p>a) Draw the logic diagram of the circuit (4)</p>  <p>b) Derive the transition table and output map. (6)</p>  | 10 (4+6) | 3 | 3 | 3 | 3.2.1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 16 | <p>Write a VHDL Program to add two four-bit numbers, use full adder as a component.</p>  <p>Block diagram ----1 Mark Full adder program ---2 Marks RCA program ---7 Marks</p> | 10 | 3 | 3 | 3 | 3.2.1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

| | | | | | |
|---|--|--|--|--|--|
| Library ieee; Use ieee.std_logic_1164.all; Entity ripple_str is port(A:in std_logic_vector(3 downto 0); B:in std_logic_vector(3 downto 0); Cin:in std_logic; sum:out std_logic_vector(3 downto 0); Cout:out std_logic); End ripple_str; Architecture ripple_str_fa of ripple_str is Signal Cint:std_logic_vector(1 to 3); Component fa port(x,y,z:in std_logic; s,c:out std_logic); End component; Begin rip1:fa port map(A(0),B(0),Cin,sum(0),Cint(1)); rip2:fa port map(A(1),B(1),Cint(1),sum(1),Cint(2)); rip1:fa port map(A(2),B(2),Cint(2),sum(2),Cint(2)); rip1:fa port map(A(3),B(3),Cint(3),sum(3),Cout); End ripple_str_fa; | | | | | |
|---|--|--|--|--|--|

Course Outcome (CO) and Bloom's level (BL) Coverage in Questions



Evaluation Sheet

Name of the Student:

Register No:

| Part- A (10x 1= 10 Marks) | | | | |
|--------------------------------|----|----|----------------|-------|
| Q. No | CO | PO | Marks Obtained | Total |
| 1 | 2 | 2 | | |
| 2 | 2 | 2 | | |
| 3 | 2 | 2 | | |
| 4 | 2 | 2 | | |
| 5 | 2 | 3 | | |
| 6 | 3 | 2 | | |
| 7 | 3 | 2 | | |
| 8 | 3 | 3 | | |
| 9 | 3 | 3 | | |
| 10 | 3 | 3 | | |
| Part -B | | | | |
| Section -B1 (2 x 10= 20 Marks) | | | | |
| 11 | 2 | 3 | | |
| 12(i) | 2 | 3 | | |
| 12(ii) | 2 | 3 | | |
| 13(i) | 2 | 2 | | |

| | | | | |
|---------------------------------------|---|---|--|--|
| 13(ii) | 2 | 2 | | |
| Section -B2 (2 x 10= 20 Marks) | | | | |
| 14 | 3 | 3 | | |
| 15 | 3 | 3 | | |
| 16 | 3 | 3 | | |

Consolidated Marks:

| | Marks Scored |
|--------------|---------------------|
| CO2 | |
| CO3 | |
| PO2 | |
| PO3 | |
| Total | |

Signature of the Course Teacher