


UNIT-III

Memory Interfacing

4 KB - $A_0, A_1, \dots, A_{11} \rightarrow 12$ address lines



RAM \rightarrow FFFF0 to FFFF F
8 KB

1. arrange memory
2. no address line
3. $D_0 - D_7 \rightarrow$ Even
4. Along

Interface two 4 KB ROM and two 4 KB RAM with suitable memory map.

	A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
FE000	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
FFFF	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

FFFF0 - 1
00001
FD11 (15)
FDFFF

Semiconductor Memory Interfacing

Static RAM Interfacing

1. Arrange the available memory chips. in order to obtain
2. Connect available address $4 \text{ KB} = 2^{12} = 12$ lines, and data lines 16 bit data lines
3. Remaining address A_0 & \overline{BTE} , A_{13} to A_{19} , to generate Chip Select.

! Interface ~~2~~ ^{two} 4Kx8 EPROM & two 4Kx8 RAM chips with 8086. Select Suitable map.

We must know that after reset IP & CS are initialized to form address FFFFH hence this address must lie in EPROM. Address of RAM may be selected anywhere in the 1MB of 8086.

$$8KB = 2^{13}$$

EPROM																			
A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
FFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E000H	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
RAM																			
FFFFH	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
C000H	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0

Decoder I/P → A₂ A₁ A₀ Selection Command

Address/BHE → A₁₃ A₀ BHE

Word transfer on D₀-D₁₅ 0 0 0 Even and odd address in RAM


Byte transfer on D₀-D₇ 0 0 1 only even in RAM

D₈-D₁₅ 0 1 0 only odd in RAM

Word transfer on D₀-D₁₅ 1 0 0 Even and odd address in EPROM

Byte transfer on D₀-D₇ 1 0 1 only even in EPROM

D₈-D₁₅ 1 1 0 only odd in EPROM.



2 chips 16K x 8 and two 32K x 8. Select the starting address of EPROM


The RAM address of RAM is 00000H

$$32 \text{ KB} = 2^{15}$$

$$16 \text{ KB} = 2^{14}$$

$$= 2^{10}$$

Address	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
FFFFFH	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
F8000H	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
00000H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



It is required to interface 2 chips of $32K \times 8$
4 chips of $32K \times 8$ RAM according to the following map.

ROM 1 and 2 $F0000H - FFFFFH$ $32KB = 2^{15+16}$
 $= 2^{31}$


RAM 1 and 2 $D0000H - DFFFFH$

RAM 3 and 4 $C0000H - EFFFFH$

Start MOV AL, 00H square wave mode
 OUT C8, AL i/p port A
 CALL 1010 o/p port C
 MOV AL, FF LOOP → Dec CX
 OUT C8, AL → JNZ
 CALL delay
 JMP Start
 DELAY MOV CX, 05FF
 LOOP L1
 RET

STEPPER MOTOR INTERFACING (the movement will be in step wise)

4 poles in stator, 3 pairs of rotors in step wise



Wave scheme (one coil is energized)
 full step (2 coils are energized)
 half step (mixed)

A1, A2, B1, B2

1 0 0 0 → A1 is locked with S1
 1 0 1 0 → B1 is locked with S2
 0 1 0 0 → A2 is locked with S3
 0 0 0 1 → B2 is locked with S1

full step.

adjacent coils are energized at a time

half step (mixed scheme)

A1

A1, B1

B1

B1, A2

A2

A2, B2

B2

B2, A1

$$\theta = \frac{360}{N_s \times N_r} = \frac{360}{4 \times 3} = 30^\circ$$

No of stator core N_s

No of pairs of rotor N_r

8051 → motor interface

8254 (PIF) Programmable Interface Timer

features:

→ all the counters are 16-bit

→ Clock input up to 10 MHz

→ 4 internal address

$$2^{16} = 2^{10} \times 2^6 = 2$$

binary → 0FFFFFFF

BCD → 0F9999

Control word format


Selection Counter

read/write

00 → counter 0 is selected

01 → counter 1 is selected

10 → counter 2 is selected



6 modes → 3 bits

RD → 2000 read
WR → 2000 write
0 0 1 1

mode 0 → interrupt terminal count (10) → control word

mode 1 → Hardware Retriggerable one shot / mono shot

mode 2 → Rate generator (divide by N counter)

mode 3 → Square wave mode

mode 4 → Software triggered strobe

mode 5 → Hardware triggered strobe

0011011

forever
N counter
out/pulse is generated

mode 0 → interrupt terminal count → control word (10)

mode 3 → if counter is even

(decrement by 2)

if odd → (decrement by 1) then decrement by 2 then ↓

8279 (Special purpose)

Keyboard & Display → 16 Byte

Segment Segment

debouncing

↓

8251

delay

USART (Universal Synchronous Asynchronous Receiver Transmitter)

'framing'


start bit stop bit

Baud rate. → TXc RXc

A0 → cannot be used

8257 (DMA)

master \rightarrow processor to peripheral
slave \rightarrow peripheral to processor
into 4 channel each channel 2 registers
total 10 registers
to select 1 in 10 registers 4 bits
address registers (6 bit)
Counter registers \rightarrow 14 bits used
 $2^{14} = 2^{10} + 2^4$
 $= 16 \text{ KB}$
4 channels \Rightarrow 64 KB can be transmitted



\rightarrow DMA mode of data transfer is the fastest among all the modes of data transfer

\rightarrow In this device may transfer data directly to memory or from memory without any interference

\rightarrow Address bus, data bus, Control bus so that the device may transfer data directly to or from memory

\rightarrow The DMA data transfer is initiated only after receiving HLDA signal from CPU

1. Design a programmable timer using 8254 and 8086 interface 8254 at an address 0040H for Counter 0 and write the following ALPs. 8086 & 8254 run at 10MHz & 5MHz respectively

1. To generate square wave of period 1ms.
2. To interrupt the processor after 10ms.
3. To drive a monoshot pulse with quasi state duration.

Counter 0 - 0040
1 - 0042
2 - 0044
CNR - 0046

0 0 4 0
0000 0000 0000 0000