

DEPARTMENT OF ECE

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2021-2022 (EVEN)

Answer key
Test: CLAT-III
Course Code & Title: 18ECE206J Advanced Digital System Design
Year & Sem: II & IV
Date: 21.06.2022
Duration: 100 Min.
Max. Marks: 50
Course Articulation Matrix:

18ECE206J / Advanced Digital System Design		Program Outcomes (POs)														
		Graduate Attributes												Program Specific Outcomes (PSO)		
S.No.	Course Outcomes (CO):	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
1	Apply advanced theorems to simplify the design aspects of various practical circuits and design Mealy and Moore models of sequential circuit.	2	-	2	-	-	-	-	-	-	-	-	-	-	-	-
2	Implement synchronous sequential circuits and write VHDL Code	-	2	2	-	-	-	-	-	-	-	-	-	-	-	-
3	Analyze asynchronous sequential circuits and write code using VHDL.	-	2	2	-	-	-	-	-	-	-	-	-	-	-	-
4	Implement Hazard free circuits and various digital circuits using Programmable Logic Devices.	-	2	2	-	-	-	-	-	-	-	-	-	-	-	-
5	Demonstrate FPGAs and Construct digital circuits using VHDL.	-	3	3	-	-	-	-	-	-	-	-	-	-	-	2
6	Design and verify the experiments in the laboratory with hardware and software.		-	-	-	3	-	-	-	2	-	-	3	3	-	2

Part - A
(10 x 1 = 10 Marks)
Answer all Questions


Q. No	Question	Mark	BL	CO	PO	PI Code
1	The input to a PLD is _____ gate. A. AND B. OR C. XOR D. XNOR	1	1	4	2	2.2.1
2	PAL consists of _____ AND gates and _____ OR gates. A. fixed, Programmable B. Programmable, fixed C. programmable, programmable D. fixed, fixed	1	1	4	2	2.2.1
3	FPGA refers to _____ A. Field Programmable Gate Array	1	1	4	2	2.2.1

	B. Field Program Gate Array C. First Programmable Gate Array D. First Programmed Gate Array					
4	Which is used in PAL for reducing the loading on inputs? A. Output buffers B. OR Matrix C. Input buffers D. Latch	1	2	4	3	3.2.2
5	Which one of the following is the best way to detect hazards in circuit? A. K-map B. Boolean expansion C. Reed-muller expansion D. logical reduction technique	1	1	4	2	2.2.1
6	How does a layout of FPGA look? A. Matrix B. Rubik C. Square D. Net list	1	1	5	3	3.2.3
7	1:entity and1 is 2:port(A,B : in std_logic; Y : out std_logic); 3:end and1; 4:architecture andlogic of and1 is 5:begin 6:Y <= A AND B; 7:end and1; Find the syntax error in the above code. A. No error B. Line 7 “and1” should be “andlogic” C. It is a two input and gate line 1,3,7 it should be “and2” D. “;” is missing in line 5	1	2	5	3	3.2.3
8	Port map is used in _____ modelling A. behavioural B. structural C. data flow D. circuit level	1	2	5	3	3.2.3
9	How many logic inputs are available in Xilinx 3000 FPGA? A.5 B.6 C.7 D.4	1	1	5	2	2.2.2
10	If a and b are two STD_LOGIC_VECTOR input signals, then legal assignment for a and b is? A. x<= a.b B. x<= a or b C. x<= a+b D. x<= a&&b	1	2	5	3	3.2.3

Section B1 (2 x 10 = 20 Marks)										
Answer any two questions										
11	<div><div><div><div><div><div>$a_1 a_0$</div><div>a_2</div></div></div><div><div><div>00</div><div>01</div><div>11</div><div>10</div></div></div><div><div><div>0</div><div>1</div></div><div><div><div>1</div><div>1</div></div><div><div><div>1</div><div>1</div></div></div></div></div></div><div><div><div>$a_1 a_0$</div><div>a_2</div></div></div><div><div><div>00</div><div>01</div><div>11</div><div>10</div></div></div><div><div><div>0</div><div>1</div></div><div><div><div>1</div><div>1</div></div><div><div><div>1</div><div>1</div></div></div></div></div></div><div><div>Fig. 5.46</div><div>$f_1 = \bar{a}_2 \bar{a}_1 + \bar{a}_2 a_0 + \bar{a}_1 a_0$$f_2 = a_2 a_0 + a_1 a_0$</div></div></div> <div>(2Marks)</div> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
	<div><div><div><div><div><div>$a_1 a_0$</div><div>a_2</div></div></div><div><div><div>00</div><div>01</div><div>11</div><div>10</div></div></div><div><div><div>0</div><div>1</div></div><div><div><div>0</div><div>0</div></div><div><div><div>0</div><div>0</div></div></div></div></div></div><div><div><div>$a_1 a_0$</div><div>a_2</div></div></div><div><div><div>00</div><div>01</div><div>11</div><div>10</div></div></div><div><div><div>0</div><div>1</div></div><div><div><div>0</div><div>0</div></div><div><div><div>0</div><div>0</div></div></div></div></div></div><div><div>Fig. 5.47</div><div>$\bar{f}_1 = a_2 \bar{a}_0 + a_1 \bar{a}_0 + a_2 a_1$$\bar{f}_2 = \bar{a}_2 \bar{a}_1 + a_1 \bar{a}_0 + a_2 \bar{a}_0$</div></div></div> <div>(2Marks)</div> <td>10</td> <td>3</td> <td>4</td> <td>2</td> <td>2.2.1</td>	10	3	4	2	2.2.1				
	Table	(2Marks)								
	<div><div><div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div></div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div></div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div><div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div>a_0</div></div></div> <div><div><div>a_2</div><div>a_1</div><div><</div></div></div>									

12

(i)



(7 marks)

(ii)

Explanation with example ICs

The *PAL16R8* is representative of the first generation of sequential PLDs, which used bipolar (TTL) technology. This device has eight primary inputs, eight outputs, and common clock and output-enable inputs, and fits in a 20 pin package.

Part number	Package pins	Inputs to AND array				
		AND-gate inputs	Primary inputs	Bidirectional combinational outputs	Registered outputs	Combinational outputs
PAL16L8	20	16	10	6	0	2
PAL16R4	20	16	8	4	4	0
PAL16R5	20	16	8	2	6	0
PAL16R8	20	16	8	0	8	0
PAL20L8	24	20	14	6	0	2
PAL20R4	24	20	12	4	4	0
PAL20R6	24	20	12	2	6	0
PAL20R8	24	20	12	0	8	0

(3 marks)

7

3

4

3

3.2.2

3

2

4

3

3.2.2


13

Hazards

- Unwanted switching appears at the output of a circuit
 - Due to different propagation delay in different paths
- May cause the circuit to mal-function
 - Cause temporary false-output values in combinational circuits
 - Cause a transition to a wrong state in asynchronous circuits
 - Not a concern to synchronous sequential circuits
- Three types of hazards:



(a) Static 1-hazard



(b) Static 0-hazard



(c) Dynamic hazard

(3 marks)



10


3


4

2

2.2.1

	<h3 style="text-align: center;">Hazard-Free Circuit</h3> <ul style="list-style-type: none"> Hazard can be detected by inspecting the map The change of input results in a change of covered product term <ul style="list-style-type: none"> → Hazard exists <ul style="list-style-type: none"> Ex: 111 → 101 in (a) To eliminate the hazard, enclose the two minterms in another product term <ul style="list-style-type: none"> Results in redundant gates  <p>(3 marks) types explanation (each 1 marks= 4marks)</p>					
Section B2 (2 x 10 = 20 Marks) Answer any two questions						
14	 <p>(6 marks)</p> <p>Explanation (4 marks)</p> <ul style="list-style-type: none"> A 32-bit look-up table (LUT) CLB propagation delay is fixed (the LUT access time) and independent of the logic function 7 inputs to the XC3000 CLB: <ul style="list-style-type: none"> 5 CLB inputs (A–E), and 2 flip-flop outputs (QX and QY) 2 outputs from the LUT (F and G). Since a 32-bit LUT requires only five variables to form a unique address ($32 = 2^5$), there are multiple 	10	3	5	3	3.2.3

	<p>ways to use the LUT</p> <ul style="list-style-type: none"> Use 5 of the 7 possible inputs (A–E, QX, QY) with the entire 32-bit LUT Split the 32-bit LUT in half to implement 2 functions of 4 variables each 					
15	<p>(i)</p> <p></p> <p>(3 marks) Explanation (2 marks)</p> <p>(ii)</p> <p>library IEEE; use IEEE.STD_LOGIC_1164.all;</p> <p>entity ckt is port(clk : in STD_LOGIC; Q0, Q1, Q2 : inout STD_LOGIC;); end ckt;</p> <p>architecture seq ckt of ckt is</p> <p> component dff is port(D,CLK : in std_logic; Q: out std_logic); end component dff;</p> <p> signal s : std_logic;</p> <p> begin s <= not Q0; u0 : dff port map (s, clk, Q2); u1 : dff port map (Q2, clk, Q1); u3 : dff port map (Q1, clk, Q0);</p> <p>end seq ckt;</p>	5 5	2 4	5 5	3 3	3.2.3 3.2.3

16	 <p>(2 marks)</p> <pre> library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity B_G is Port (bin: in std_logic_vector (1 downto 0); gray: out std_logic_vector (3 downto 0); end B_G; architecture Behavioral_BG of B_G is component xor_1 is Port (o,p : in STD_LOGIC; q : out STD_LOGIC); end component; begin l1: xor_1 port map (bin(3), 0, gray(3)); l2: xor_1 port map (bin(3), bin(2),gray(2)); l3: xor_1 port map (bin(2), bin(1),gray(1)); l4: xor_1 port map (bin(1), bin(0),gray(0)); end Behavioral_BG; </pre> <p>sub program – xor gate (2marks)</p>	10	4	5	3	3.2.3