

SRM Institute of Science and Technology College of Engineering and Technology

SET A

DEPARTMENT OF ECESRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2021-2022 (EVEN)

Test: CLAT- 3 Date: 16-11-2022

Course Code & Title: 18ECC203J - Microprocessors, Microcontrollers and Interfacing Techniques

Duration: 2 periods

Year & Sem: III/ V Max. Marks: 50

Course Articulation Matrix:

	18ECC203J - Microprocessor, Microcontroller and Interfacing Techniques	Program Outcomes (POs)														
		Graduate Attributes PSO														
COs	Course Outcomes (COs)	1 2 3 4 5 6 7 8 9 10 11 12							1	2	3					
CO-1	Apply a basic concept of digital fundamentals to Microprocessor based personal computer system	-	2	-	-	-	-	-	-	-	-	-	-	-	-	-
CO-2	Demonstrate programming proficiency using the various addressing modes of the 8086 microprocessor	-	3	-	-	2	-	-	-	-	ı	-	2	-	-	-
CO-3	Develop interfacing techniques using various peripheral chips with microprocessor	-	2	3	-	3	-	-	-	-	-	-	-	-	_	1
CO-4	Evaluate programming proficiency using the various addressing modes of the 8051 microcontroller		3	-	-	2	-	-	-	-	-	-	2	-	-	-
CO-5	Construct a system to interface various peripheral chips with microcontroller	-	2	3	-	3	-	-	-	-	-	-	-	-	_	3
CO-6	Implement the practical knowledge through laboratory experiments using microprocessor and microcontroller	-	-	3	-	3	-	-	-	-	-	-	2	1	-	2

	Part - A (10 x 1 = 10 Marks)									
Q. No	Question	Marks	BL	CO	PO					
1.	8051 hasinterrupts. a. 3 b. 2 c. 5 d. 6	1	1	4	2					
2.	8051 hasspecial function register a. 10 b. 15 c. 12 d. 21	1	1	4	2					
3.	Identify an invalid instruction given below. a. MOV A,B b. MOV R1,R2 c. MOV 40H,A d. MOV A,#05H	1	2	4	2					
4.	When the 8051 is powered up, the SP register contains value. a. 00H b. FFH c. 06H d. 07H	1	1	4	2					
5.	Bytes of locations are set aside for bit-addressable memory. a. 10 b. 16 c. 13 d. 11	1	1	4	2					
6.	Timer 0 operates inmodes. a. 1	1	1	5	3					
7.	SBUF register isregister. a. 4-bit b. 16-bit	1	1	5	3					

	c. 12-b		DIT						
8.	PCON register i			·		1	2	5	3
	a. Time		ounter						
	c. Inter		rial port					_	•
9.	The roll over va					1	2	5	3
		FH-0000H	b. 1FFFF						
10	c. FFH-		d. 1FH-0		is set	1	2	5	3
10		unier by softwa	ie, tile		IS SEL	1	2	5	3
	to zero a. Gate		b. TRx						
	c. TFx		d. INT						
	C. 11 A		u. IIVI	Part – B			<u> </u>		
			(4 x	$10 = 40 \mathrm{Mar}$	ks)				
				SECTION B1	,				
	1	Ins	structions:	Answer ANY	2 Question		_		
11		the bit pattern	of progran	n status word	l register	5	2	4	2
	and ex	plain.							
	CY AC	F0 RS1	RS0 O	V	P				
	CV Pew 7	CFi							
	CY PSW.7 AC PSW.6	Carry Flag.				2M			
		Auxiliary carry flag.	61						
	FO PSW.5	Available to the user		ose.					
	RS1 PSW.4	Register bank selecto							
	RS0 PSW.3	Register bank selecto	or bit 0.						
	OV PSW.2	Overflow flag.							
	PSW.1	User- definable bit.			was:				
	P PSW.0	Parity flag. Set/cleare	- 100		0				
		indicate and Odd/ ev	en number of 1 bi	it in the accumulator.					
	 1. CY: the carry flag. This flag is set whenever there is a carry out from the D7 bit. The flag bit is affected after an 8 bit addition or subtraction. It can also be set to 1 or 0 directly by an instruction such as —SETB C and CLR C where SETB C stands for - set bit carry and CLR C for - clear carry. 								
	cleared. This flag arithmetic.	from D3 and D4 during g is used by instructions t	hat perform BCD	operation, this bit is se (binary coded decima	et; it is l)	3M			
		he user for general purp	ooses.						
	4. RS0, RS1: register								
		are used to select one of es and ones to these bits, n internal RAM.							
	RS1	RS0	S	pace in RAM					
	0	0	Ban	k 0 (00H- 07H)					
	0	1		ık 1 (08H-0FH)					
	1	0		nk2 (10H-17H)					
	1	1		nk3 (18H-1FH)					
	5.07 41			<u> </u>					
	high-order bit to unsigned arithm arithmetic operat 6. P: Parity flag	whenever the result of a overflow into the sign bi etic operations. The over- tions.	t. In general, the cerflow flag is onl	carry flag is used to de ly used to detect erro	tect errors in ors in signed				
		eflects the number of 1s i			-				
		mber of 1's, then P=1	detail	about	8051	5	2	4	2
	b. Explai stack.	n in	uctall	avout	0031	3		4	<i>L</i>
	I.								

	Stack: The stack is a section could be data or an address	of RAM used by the CPU to store inform	ation temporarily information				
	1. The register used to a	ccess the stack is called stack pointer re	gister.	5M			
	2. Stack is used to store						
	3. The 8 bit stack pointe						
	4. Generally 8051 used	pank1 of internal RAM as the stack so the	default stack pointer is 07H.				
	70,000,000,000,000,000,000	he 8051 only 8 bit wide which means tha					
	100000000000000000000000000000000000000	ered up the sp register contain value 071					
	Long and Long Long Control Control	ne first location begin used for the stack	1				
		d from the stack the byte is read from the	On the second				
	increment.	a nom the stock the byte is read nom the	stack and oren spregister				
		ng PUSH, POP, CALL, RET instruction.	•				
		the principal of last ID first output (LIFC	1				
	of the conditions to the \$1,000 cm (0.000 cm) and		•				
12	_	e instruction to perfor	m the following	4	3	4	2
	operations. i. To change the	contents of accumula	tor from 85H in				
		SWAP A,					
	ii. To set the carryiii. To set any bit	flag SETB C SETB BIT		Each			
	iv. Logical instruc	tion to copy the co	ntent FFH into	1M			
		to push R5 and A on	to the stack and	6	4	4	2
		n into R2 and B, W					
		show the stack and at on to stack. Assu					
	stack area.						
	PUSH 05	;push R5 onto st					
	PUSH OEOH	; push register A		3M			
	POP 0F0H	<pre>;pop top of stac ;now register B</pre>		0112			
	POP 02	;pop top of stac	-				
	-	;now R2=R6					
	Stack OB	PUSH 05	PUSH 0E0				
	0A	0A	0A	3M			
	09	09	09	SIVI			
	Start SP=07	SP=08	SP=09				
13	a. Identify the add	lressing modes and co	omment on it.	10	3	4	2
	i. MOV A Uses re						
	be man						
	ii. MOVC A,@A+PCIndexed addressing The MOVC instruction moves a byte from the code or program memory to the						
	accumu	Each					
	specifie	2M					
1	iii. MOV 40H,40HDirect addressing						

The address of an operand to be				
manipulated is directly given as operand in				
an instruction.				
iv. MOV A,#05HImmediate addressing				
Operand to be manipulated is directly				
specified as constant or immediate number				
in an instruction.				
v. MOVX A,@DPTRExternal				
Direct/Indexed Addressing				
The MOVX instruction moves a byte from				
the external data memory to the				
accumulator. The address of an operand is				
specified in DPTR.				
SECTION B2	oma			
Instructions: Answer ANY 2 Questions: Answer ANY 2 Que		3	5	3
8051. The EPROM address starts at 0000H and RAM		3	3	3
address starts at 8000H.				
Determination of Address lines for EPROM and ROM				
Solution Solution				
Available EPROM-4 KB = 2 ¹²	47.5			
Address lines with EPROM chip = 12 i.e. A_0-A_{11}	2M			
Available RAM-8 KB = 2^{13} Address lines with RAM chip = 13 i.e. A_0 - A_{12}				
A LL C EDDOM L DAM				
Address map for EPROM and RAM EPROM Address Map				
Hex Address A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A, A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ size				
0000H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4KB				
0FFFH 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1				
RAM Address Map	3M			
Hex Address A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ A ₉ A ₈ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀				
8000H 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				
· ·				
Chip Select of the EPROM				
A15 ————————————————————————————————————	1M			
A14 To chip select of the	111/1			
A13 — EPROM chip				
Chip select of the RAM				
A15 —				
A14 To chip select of the	1M			
A13 — RAM chip	111/1			
Interfacing				
Diagram				
A15				
PSEN A12 OE EPROM				
System A ₁₂ A ₀ A ₁₁				
A ₁₃	3M			
P0.0 D ₀ - D ₇				
WR RD				
A ₀ A ₁₂ A ₀ A ₁₂ 8 KB				
→ RD RAM → WR				
A15 OCTO				
A13 —— d				

15	 a. Indicate which mode and which timer is selected for the following. i. MOV TMOD,#01H ii. MOV TMOD,#20H iii. MOV TMOD,#12H 	6	3	5	3
	MSB GATE C/T M1 M0 GATE C/T M1 M0 89H TIMER 1 THE TMOD byte is not bit addressable. M1 M0 Operation 0 0 8048 8-bit timer TLx serves as 5-bit prescaler 0 1 16-bit timer/counter. THx and TLx are cascaded. No prescaler 1 0 8-bit autoreload timer/counter. THx contents loaded into TLx when it overflows 1 1 TL0 is 8-bit counter controlled by timer 0 control bits. TH0 is 8-bit timer controlled by timer 1 control bits 1 Timer 1 off Convert the given TMOD value from hex to binary. Use TMOD register format to determine mode of	2M 4M			
	 operation and Timer. i. TMOD=00000001, Mode 1 of Timer 0 is selected. ii. TMOD=00100000, Mode 2 of Timer 1 is selected. iii. TMOD=00010010, Mode 2 of Timer 0, and Mode 1 of Timer 1 are selected. b. Explain the function of SBUF register. 	4	2	5	3
	SBUF is an 8-bit register used solely for serial communication. For a byte data to be transferred via the TxD line , it must be placed in the SBUF register .	4	2	5	3
	The moment a byte is written into SBUF, it is framed with the start and stop bits and transferred serially via the TxD line. SBUF holds the byte of data when it is received by 8051 RxD line. When the bits are received serially via RxD, the 8051 deframes it by eliminating the stop and start bits, making a byte out of the data received, and then placing it in SBUF.	4M			
16	a. Write the programming steps to transmit and receive the data for serial communication. Programming the 8051 to transfer data serially In programming the 8051 to transfer character bytes serially, the following steps must be taken. 1. The TMOD register is loaded with the value 20H, indicating the use of Timer 1 in mode 2 to set the baud rate.	10 5M	3	5	3
	 The TH1 is loaded with one of the values in Table (2) to set the baud rate for serial data transfer. The SCON register is loaded wit the value 50H, indicating serial mode 1, where an 8-bit data is framed with start and stop bits. TR1 is set to 1 to start Timer 1. 	51/1			