VHDL Code for an SR Latch

```
library ieee;
use ieee.std_logic_1164.all;
entity srl is
   port(r,s:in bit; q,qbar:buffer bit);
end srl;

architecture SM of srl is
   signal s1,rl:bit;
begin
   q<= s nand qbar;
   qbar<= r nand q;
end SM;</pre>
```

VHDL Code for a D Latch

```
library ieee;
use ieee.std_logic_1164.all;
entity Dl is
   port(d:in bit; q,qbar:buffer bit);
end Dl;

architecture SM of Dl is
   signal s1,r1:bit;
begin
   q<= d nand qbar;
   qbar<= d nand q;
end SM;</pre>
```

VHDL Code for an SR Flip Flop

```
library ieee;
use ieee.std_logic_1164.all;
entity srflip is
   port(r,s,clk:in bit; q,qbar:buffer bit);
end srflip;
architecture SM of srflip is
   signal s1,r1:bit;
begin
   s1<=s nand clk;
   r1<=r nand clk;
   q<= s1 nand qbar;
   qbar<= r1 nand q;
end SM;</pre>
```

VHDL Code for an JK Flip Flop

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity jk is
   port(
      j : in STD LOGIC;
      k : in STD LOGIC;
      clk : in STD LOGIC;
      reset : in STD LOGIC;
      q : out STD LOGIC;
      qb : out STD LOGIC
  );
end jk;
architecture SM of jk is
begin
   jkff : process (j,k,clk,reset) is
   variable m : std_logic := '0';
  begin
      if (reset = '1') then
         m : = '0';
      elsif (rising edge (clk)) then
         if (j/=k) then
            m := j;
         elsif (j = '1' and k = '1') then
            m := not m;
         end if;
      end if;
      q \ll m;
      qb <= not m;
   end process jkff;
end SM;
```

VHDL Code for a D Flip Flop

```
Library ieee;
use ieee.std_logic_1164.all;

entity dflip is
   port(d,clk:in bit; q,qbar:buffer bit);
end dflip;

architecture SM of dflip is
   signal d1,d2:bit;
begin
   d1<=d nand clk;
   d2<=(not d) nand clk;
   q<= d1 nand qbar;
   qbar<= d2 nand q;
end SM;
```

VHDL Code for a T Flip Flop

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity Toggle flip flop is
   port(
      t : in STD LOGIC;
      clk : in STD LOGIC;
      reset : in STD LOGIC;
      dout : out STD LOGIC
   );
end Toggle flip flop;
architecture SM of Toggle flip flop is
begin
  tff : process (t,clk,reset) is
   variable m : std logic : = '0';
  begin
      if (reset = '1') then
         m : = '0';
      elsif (rising edge (clk)) then
         if (t = '1') then
            m := not m;
         end if;
      end if;
      dout < = m;
   end process tff;
```

4 bit UP Counter Design:

```
library IEEE;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
entity counter is
   port (Clock, CLR : in std logic;
      Q : out std logic vector(3 downto 0)
   );
end counter;
architecture SM of counter is
   signal tmp: std logic vector(3 downto 0);
begin
  process (Clock, CLR)
  begin
      if (CLR = '1') then
        tmp < = "0000";
      elsif (Clock'event and Clock = '1') then
        mp <= tmp + 1;
      end if;
   end process;
   Q \le tmp;
end SM;
```

4 bit down counter design:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity dcounter is
   port(Clock, CLR : in std logic;
      Q : out std logic vector(3 downto 0));
end dcounter;
architecture SM of dcounter is
   signal tmp: std logic vector(3 downto 0);
begin
  process (Clock, CLR) vi
  begin
      if (CLR = '1') then
         tmp <= "1111";
      elsif (Clock'event and Clock = '1') then
         tmp <= tmp - 1;
      end if;
   end process;
   Q \leq tmp;
end SM;
```

SIPO Serial In parallel out shift register Example:

```
library ieee;
use ieee.std logic_1164.all;
entity sipo is
port(
clk, clear : in std logic;
Input Data: in std logic;
 Q: inout std_logic_vector(3 downto 0) );
end sipo;
architecture arch of sipo is
begin
process (clk)
begin
if clear = '1' then
                                          INDEX 3 2 1 0
 Q <= "0000";
 elsif (CLK'event and CLK='1') then -- INPUT -> Q0,Q1,Q2,Q3
 Q(2 \text{ downto } 1) \le Q(3 \text{ downto } 1);
Q(3) <= Input Data;
 end if;
end process;
end arch;
Parallel in Parallel shift Register Example (PIPO)
library ieee;
use ieee.std logic 1164.all;
entity pipo is
port(
clk : in std logic;
D: in std logic vector(3 downto 0);
 Q: out std logic vector(3 downto 0)
);
end pipo;
architecture arch of pipo is
begin
process (clk,d)
begin
if (CLK'event and CLK='1') then
Q <= D;
 end if;
 end process;
 end arch;
```

```
Sequence Detector for the pattern "101" design using mealy FSM:
      --Three states are s0,s1 and s2
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mealy is
      Port ( clk : in STD LOGIC;
      din : in STD_LOGIC;
      rst : in STD LOGIC;
      dout : out STD LOGIC);
end mealy;
architecture Behavioral of mealy is
      type state is (st0, st1, st2); --State is user defined data
                                                --type
      signal present state, next state: state;
begin
      process1 : process (clk) -- process1 is label name
      begin
        if rising edge(clk) then
           if (rst = '1') then
             present state <= st0;</pre>
           else
             present state <= next state;</pre>
          end if;
       end if;
      end process; --process end
      process2 : process(present state, din) - process2 is label name
      begin
          dout <= '0';
      case (present state) is when st0 =>
           if (din = '1') then
             next_state <= st1;</pre>
             dout <= '0';
           else
             next state <= st0;</pre>
             dout <= '0';
           end if;
       when St1 =>
           if (din = '1') then
              next_state <= st1;</pre>
              dout <= '0';
              next state <= st2;</pre>
              dout <= '0';
           end if;
      when St2 =>
             if (din = '1') then
                next state <= st1;</pre>
```

```
dout <= '1';
           else
              next_state <= st0;</pre>
              dout <= '0';
           end if;
     when others =>
         next state <= st0;</pre>
          dout <= '0';
   end case;
end process;
end Behavioral;
--case expression syntax is
--when choice => sequential_statements
 --when choice => sequential_statements
. . .
--end case;
```