UNIT-III Memory Interpacing. if the 12 adds 4KB - Ao, AI, XA X RAMP MRP, MRP, MRP, M Even ROM > MRD 8086 Ao; Do- DRAM 1. aviange men, D8-D15 2 nog addiess lineth 1 stor 3. Do - Dy > Even P8 - P16, -> ON 4. Along mans of st Interface two 4 kB Rom and 2wo 4 KB-RAM with suitable memory map. 2-94KB > 8KB+218 F F 000 -1 Machine Coitheat Instruction subtraction with borrow 00001 FDIIDE Write a code to find Memory Interfacing Semi Conductor Static RAM Interporting. 1. Arriange the available memory chips. in order to other 2. Context available address lines and data lines has 3- Remaining address Ao & BHE, A13 to A19. to general Chup Select


4KX8=4KB

1. Interface 2000 4 KX8 EPROM & two 4KX8 RAM Chips with 8086. Select Suitable map.

We must know that after suset IP & CS are initiatized to form address FFFFFFF hence this address must lie in EPROM. Address of RAM may be soluted anywhere in the IMB of 8086.

8 RB = 1213

Selection A2 A1 A0 Decoder I/p -> Command A13 A0 BHE Address/BHE Even and odd address in RAM word transfer on Do-Pts only even in RAM Byte transfer on Do-D7 D8-D15 only odd in RAM Even and odd address in EPROM Wood transfer on Do-Dis Byte transfer only even in EPROM on Do-Dr only odd in EPROM. 1917 00 D8-D15



It is required to interface 2 chips of 32KX8 4 chips of 32KX8 RAM according to the following map. ROM 1 and 2 FOODOH - FFFFFH 32KB=25+60 RAM 3 and 4 COOOOH - EFFFFH.

Foot Mov AL, OOH 1/p post A 0/p post C CALL 1010 LOOP -> Dec CX 1M3 MOV AL, FF OUT (8, ALMATTAT - POSODO PAREMAR CALL dolay JMP Staxt DELAY MOV CX, 05 FF LOOP LI RET STEPPER MOTOR INTERFACING (the movement will be 4 poles in Stator; 3 pairs of rotors in step wise) juave scheme (one coil is energised) full step (2 coils one energized) half step (mined) B2 000 -> At is locked with S, A, A2B,B2 1010-) Bi is locked with 52 0 1 00 -> A,2 is locked with S3 0 0 0 1 -> Bz is locked with S, full step. adjacent Coils are energised at a time half step (mixed scheme) $0 = \frac{360}{N_5 \times N_R} = \frac{360}{4 \times 3}$ No of stator love Ns. A, B, No of pairs of so too No BI B1, A2 A2 A2, B2 B2, A,

8051 -> motos 8254 (PIT) Programmable Interpace Times po, AI 216 = 210 x 26 features. -> all the Counters are 16-bit binary >OFFFFF -> Clock input up to LOMHZ BCD > 0 F9999 -> 4 "interpal address 00 -> counter 0 is selected Control word format 01 -> Counter 1 is Selected soletin Counter pead (worter 10 -> Counter 2 is selected BCD on binary 6 modes -> 3 bit EN 7 1000 ros grand mode 5 election mode 1 - The War of the Manual Count (10) -> Control word mode 1 - Hardware Retriggiotherne what / mans shot Errode 2 - Rate generations (divide by N counter) Sovered mode 3 - Square wave mode -0011011 ordolo table & mode 4 -) Software triggered Strobe. mode 9 -> interupt terminal court -> control word (10) th. S mode 3+ if counter is even (decrement by 2) if odd -> (decrement by 1) then decrement by 2 thin & Ao I cannot be 8279 (Special purpose Leyboard & Tisplay -> 16 Byte Segment Gegment Jubouring 1825) USART (Universal Synchronous Asynchronus Framing) Receiver towns mitter). framing' start stop bit bit Band rate. - The Rive

interpore

mater -) processor to perupheral

Slave -> perupheral to processor.

Slave -> perupheral to processor.

Slave -> perupheral to processor.

We thank ach channel 2 gregister

to tal 10 register 10 register -> 14 bits www.

to select in register -> 14 bits www.

to select in register -> 14 bits www.


= 16 KB

address originater Counter register -> 16 KB

(6 mit gister Counter register -> 16 KB

(6 mit gister Counter register -> 16 KB

(7 channels -> 16 KB)



The mode of data transfer is the footest among all the data transfer data directly to many or from memory without any interpreserve

JANDIERS BUB, data bus, Control bus so that the device may transfer data directly to on from memory of the DMA data bransfer is initiated only after succeiving HLDA Signal from CPU

1- Design a programmable times vering 8254 and 8086 interface 8254 at an address 0040H for Courter O and write the following. ALPs. 8086 & 8254 run at 10MHz & 5MHz respectively 1. To generate square wave of period Ims. 2. To interrupt the processor after 10 ms. 3 To drive a monoshat pulse with quasi 0040 State duration. 0000 0000 0100. 0000 Counter 0 - 0000 1-0045 2 0042 CMB - 0017