

10/2/17

UNIT - IITHE MICROPROCESSOR & ITS ARCHITECTUREIntroduction

- The microprocessor as a programmable device
- The architecture of Intel microprocessors.
- Ways that the family members address the memory system.
- Addressing modes are described for the real, protected & flat modes of operation.

1.9) Internal Microprocessor Architecture

- Before a program is written or instruction investigated, internal configuration of the microprocessor must be known.
- In a multiple core up each core containing the same programming model.
- Each core runs a separate task or thread simultaneously.

The programming model.

- 8086 through Core2 consider two types of registers
- 1) Program visible → registers are used during programming & are specified by the instructions.
- 2) Program invisible → Not addressable directly during applications programming.

S. JAGADEESAN

- 80286 & above contain program-invisible registers to control & operate protected memory.
- 80386 through core2 microprocessors contain full 32-bit internal architectures.
- 8086 through the 80286 are fully upward-compatible to the 80386 through core2.

32-bit names	16-bit names	8-bit names	
EAX	AH AX AL	AH AL	Accumulator
EBX	BH BX BL	BH BL	Base Index
ECX	CH CX CL	CH CL	Count Data
EDX	DH DX DL	DH DL	Data
ESP	SP		Stack Pointer
EBP	BP		Base "
EDI	DI		Destination Index
ESI	SI		Source "

EIP	IP	Instruction Pointer
EFLAGS	FLAGS	Flags

CS
DS
ES
SS
FS
GS


Fig: Programming model of 8086 through core2 up including 64-bit extensions.

S. JAGADEESAN

Accessing parts of register.

- Use 8-bit, 16-bit or 32-bit name.
- Applies to EAX, EBX, ECX & EDX

32-bit	16-bit	8-bit High	8-bit Low
EAX	AX	AH	AL
EBX	BX	BH	BL
ECX	CX	CH	CL
EDX	DX	DH	DL



Multipurpose (General) Registers.

- The top portion of the programming model contains the general purpose registers are EAX, EBX, ECX, EDX, EBP, ESI & EDI
- These registers although general in nature each have special purposes & names.
- RAX → 64-bit register (RAX), a 32-bit register (EAX), a 16-bit register (AX) or as either of two 8-bit registers (AH & AL)
- The accumulator is used for instructions such as multiplication, division and some of the adjustment instructions.
- Intel plans to expand the address bus to 62 bits to address 4P (peta) bytes of memory.

S. JAGADEESAN

RBX → addressable as RBX, EBX, BX, BH & BL.

→ BX register (Base Index) sometimes holds offset address of a location in the memory system in all versions of the MP.

RCX → addressable as RCX, ~~EBX~~, CX, CH & CL.

→ Count is a general-purpose register that also holds the count for various instructions.

RDY → addressable as RDY, EDX, DX, DH & DL

→ data is a general-purpose register that holds a part of the result from a multiplication or part of dividend before a division.

RBP → as RBP, EBP or BP

→ points to a memory (base pointer) location for memory data transfers.

RDI → addressable as RDI, EDI, or DI

→ often addresses (destination index) string destination data for the string instructions.

RSI → used as RSI, ESI or SI

→ The (source index) register addresses source string data for the string instructions.

→ RDI & RSI also function as a general-purpose register.

S. JAGADEESAN


R8-R15 → registers found in the pentium 4 & core2 if 64-bit extensions are enabled.

→ Data are addressed as 64-bit, 32-bit, 16-bit or 8-bit sizes & are of general purpose.

→ most applications will not use these registers until 64-bit processors are common.

→ The 8-bit portion is the rightmost 8-bit only.

→ bit 8 to 15 are not directly addressable as a byte.



AF → holds the carry after addition or borrow after subtraction b/w bit 3 & 4 of the result.

ZF → The result of an arithmetic or logic operation is zero.

SF → holds the arithmetic sign of the result after an arithmetic or logic instruction executes.

TF → trap flag enables trapping through an on-chip debugging features.

IF → Controls operation of the INTR (interrupt Request) i/p pin.

DF → Selects increment or decrement mode for SI and/or DI registers.

OF → overflow occurs when signed numbers are added or subtracted.

→ Indicates the result has exceeded the capacity of the machine.

IOPPL → used in protected mode operation to select the privilege level for I/O devices.

NT → nested task indicates the current task is nested within another task in protected mode operation.

RF → Resume used with debugging to ctrl resumption of execution after the next instruction.

VM → virtual mode bit selects virtual mode operation in a protected mode system.

AC → alignment check bit activates if a word or double word is addressed on a non-word or non-double word boundary.

VIF → Virtual Interrupt is a copy of the interrupt flag bit available to the Pentium 4.

VIP → Virtual Interrupt pending provides information about a virtual mode interrupt for Pentium.

→ used in multitasking environments to provide virtual interrupt flags.

ID → Identification Flag indicates that the Pentium µPs support the CPUID instruction.

→ CPUID instruction provides the system with information about the Pentium microprocessor.

Segment Registers

- Generate memory addresses when combined with other registers in the μP .
- 4 or 6 segment registers in various versions of the μP .
- A segment register functions differently in real mode than in protected mode.
- Following is a list of each segment register, along with its function in the system.
- CS → Segment holds code (program & procedures) used by the μP .
- DS → Segment contains most data used by a program.
 - Data are accessed by an offset address or contents of other registers that hold the offset address.
- ES → an additional data segment used by some instructions to hold destination data.
- SS → defines the area of memory used for the stack
 - stack entry point is determined by the stack segment & stack pointer registers.
 - the BP register also addresses data within the stack segment.

FS & GS → segments are supplemental segment registers available in 80386 - core2 μPs .

- allow two additional memory segments for access by programs.

Note: windows uses these segments for internal operations, but no definition of their usage is available.