10/2/17 UNIT - 18

THE MICROPROCESSOR & ITS ARCHITECTURE

· Introduction

- -> The microprocessor as a programmable device
- -> The architecture of Entel microprocessors.
- > ways that the family members address the memory system.
- > Addressing modes are described for the real, protected flat modes of operation.

1.9) Internal Microppo cersor Architecture

- > Before a program is written or instruction investigated, internal configuration of the microprocessor must be known.
- > In a multiple core up each core containing the same programming model.
- > Each core runs a separate task or thread simulaneous ly.
 The programming model.
 - > 8086 through corez consider two types of registers
 - 1) program visible +> registers are used during programming & are specified by the instructions.
 - 2) poogram Envisible -> not add renable directly during applications poogramming.

SIJAGADEESAN

- -> 80286 & above contain program invisible registers to control & operate protected memory.
- -> 80386 through corez microprocessors contain Bill 32-bit internal architectures.
- -> 8086 through the 80286 are fully upward -Compatible to the 80886 through corez

Cos	npatible	10	the	808	98	Hoso	08h C	orez	8-bit names.
32-bit						4	16-bit Oc	imes 1	•
6AX						H A	4	AL	Accomolator
EBX						Вн	8*	BL	Base Index
ECX						€H	c*	CL	Count
e Ox						DН	O'X	DL	pata
							SP		Stack Pointer
ESP				-			86		Base "
E86							DI		Bostination Salar
ED!	-			-			ZS		source "
ES	2								

uch
nter
193

Fig: Programming model of 8086 through correz Up including by-bit extensions.

accessing parts of register.

S JACADEESAN

- -> use 8-bit, 16-bit or 32-bit name.
- -> Applies to EAX, EBX, ECX & EDX

			8-bit
32-bit	16-616	8-6jt	Low
EAX	A.A.	A H	BC
	8×	Вн	BL
EBX	CX	CH	eL
ECX	1-0	DH	1 20 7
EDX	DX	UN	

8	8
AH	AL BIB
	AX Jib
	82- bin
EH*	Brg

Multipurpose (General) Registers.

- > The top portion of the programming model contains the general purpose registers are EAX, EBX, ECX, EOX, EBP, EST & EDI
- + These registers although general in nature each have special purposes & names.
- RAX ->abu-bit register (RAX), a 32-bit register (EAX), a 16-bit register (Ax) or as either of two 8-bit registers (AH& AL)
- > The accumulator is used for instructions such as multiplication, division and some of the adsustment instructions.
- -> Entel plans to expand the address bus to 62 bits to address up (peta) bytes of memory.

→ Bx register (Base Index) Sometimes holds offset address of a location in the memory System in all versions of the UP.

RCx → addressable as RCx, BEX, Cx, CH & CL.

→ Count is a general-purpose register that also holds the count for various instructions.

RDX -> addressable as RDX, EDX, DX, BH & DL

→ data is a general -purpose register that holds a part of the result from a multiplication or part of dividend before a division.

RBP -> as RBP, EBP or BP

-> Points to a memory (base pointer) location for memory data transfers.

RDI -> addrenable as RDI, EDI, or DI

-> often addresses (destination index) String destination data for the String instructions.

RSI -> used as RSI, ESI or SI

- -> The (source index) register addresses source string data for the string instructions.
- -> RDI & RSI also function as a general-purpose register.

S-ZAGADEESAN

 $R8-R15 \rightarrow registers$ found in the pentium 4 & corez if by-bit extensions are enabled.

> Data are addressed as 64-bit, 32-bit, 16-bit or 8-bit sizes & are of general purpose.

>most applications will not use these registers until 64-bit processors are common.

-> The 8-bit portion is the rightmost 8-bit only.

-) bit 8 to 15 are not directly addressable as a

tie-bit	by te.		6-bit nam	ies /	8-bit names
bu-bit	mes	V	14		1
RAX			AX	AH	AL
RBX		1 g 17 ,	Bx	Вн	BL
RCX	* * * * * * * * * * * * * * * * * * *	28	Cx'	CH	CL
RDX		(Q	DX	DH	DL
		el .	7.43	1	
RBP		9	71 3 ¹		l.
RSI		76 State	2	1009-	A11-21-
ROI /	4	150 J.H. J. 3809		SS Lary Co	in West
RSP	div		7		
	A 2 2 1 12 12 12 1	64-6it	32-61	11.7	
10	and on a or	the state of the s	1	16-	bit.
88				-73	778277
R9		/			Andrew Com
RID	7.5	113/12/13/13/13/13/13/13/13/13/13/13/13/13/13/	3		
RII		40 144	6		
R12		Control of the Contro		-	
R13 RM	11 11 11 11 11 11				
RI	5				

				O. OHOLHOEES	10
iflags		EFIAgg		Flags	-
RIP [EIP		9.2	
			es	cs	\neg
			Ţ	05	
	,			ES	
				55	
				FS MAI	1/2

Fig: Poogramming model of 8086 through corez llp. including 64-bit extensions.

Index & Base registers.

-) some registers have only a 16-bit name for their lower

half.

32-bit	16-bit
€81	32
E O I	0.3
EBP	80
ESP	36

Special - purpose Registers

- -> It includes RIP, RSP & RF1ags.
- -) segment registers include CS, DS, ES, SS, FS & GS.
- RIP -> addresses the next instruction in a section of memory
- -) defined as (Enstruction pointer) a code segment.

S.JAGADEESAN

RSP -> Addresses an area of memory called the Stack.

-> the (Stack pointer) Stores data through this pointer.

RFLAGS -> indicate the condition of the Up & CHI

> Flags are upword Companible form the
8086/8088 through core2.

- → The right most five & overflow flag are changed by most arithmetic & logic operations.
- -> Flags never change for any data transfer or program chil operation
- → Some of the flags are also used to chri features found in the Life.
- C-> holds the carry after addition or borrow after Subtraction.
- P-> Count of 1's in the number expressed as odd or even.

 Logic o for odd

 " 1 " even.

- A -> holds the carry after addition or borrow after Subtraction blw bit 324 of the result.
- Z-> The result of an arithmetic or logic operation is zero.
- s -> holds the arithmetic sign of the result after an arithmetic or logic instruction executes.
- T-> trap flag enables toupping thoough an on-thep debugging features.
- 1 → Controls operation of the INTR (intermpt Request) 1/p pin.
- D-> selects increment or decrement mode for si and or DI registers.
- 0-> overflow occurs when signed numbers are added or subtracted.
 - → Indicates the result has exceeded the capacity of the machine
- IOPL -> used in protected mode operation to select the privilege level for 10 devices.
- No -> nested task indicates the current task is nested within another task in protected mode operation.

- RF -> resume used with debugging to ctrl
 resumption of execution after the next instruction
- VM ->. Virtual mode bit selects virtual mode operation in a protected mode system.
- AC -> alignment check bit activates if a word or double word is addressed on a non-word or non-double word boundary.
- VIF -> Vistbal Entermpt is a copy of the intermpt flag bit available to the pentium 4.
- VIP -> Virtual interrupt pending provides information about a virtual mode interrupt for pentium.
 - Jused in multitusking environments to provide virtual interrupt flags.
- ID -> Identification flag indicates that the pentium ups Support the could instruction
- TOPUID instruction provides the system with information about the pentium micropprocesses

- -) Generate memory addresses when combined with other registersin the UP
- -) 4 or 6 segment registers in various versions of the up
- -) A segment register functions differently in real mode than in protected mode.
- -) following is a list of each segment register, along with its function in the system.
- C3 -> Segment holds code (program & procedures) used by the Jy.
- DS -> Segment contains most data used by a pargarum,
- -> Data are accessed by an offset address or contents of other registers that hold the offset address.
- ES -> an additional data segment used by Some instructions to hold destination data.
- 58-> defines the area of memory used for the
- → Stack entry point is determined by the Stack Segment & Stack pointer registers.
- -> the BP register also addresses data within the Stack segment.

S. JACADEESAN

- F3& G3 → Segments are Supplemental segment registers available in 80386- corez lufs.
 - -) allow two additional memory segments for access by programs.
- note: windows uses these segments for internal operations, but no definition of their usage is available.