

## **Introduction**

- ☐ Field-effect transistors (FETs) are probably the simplest form of transistor
- ☐ Widely used in both analogue and digital applications
- ☐ Are characterized by a very high input resistance and small physical size, and they can be used to form circuits with a low power consumption
- ☐ Are widely used in very large-scale integration







# **MOSFET (Types)**

# •Four types:


- n-channel enhancement mode
  - Most common since it is cheapest to manufacture
- p-channel enhancement mode
- n-channel depletion mode
- p-channel depletion mode






# **An Overview of Field-Effect Transistors**

- ☐ Many forms, but basic operation is the same
- ☐ A voltage on a control input produces an electric field that affects the current between two other terminals
- when considering amplifiers we looked at a circuit using a 'control device'
- ☐ FET is a suitable control device



# **Notation**

- ☐FETs are 3 terminal devices
- ☐drain (d)
- $\square$  source (s)
- $\Box$ gate(g)
- ☐ the gate is the control input




# **Insulated-Gate Field-Effect Transistors**

- ☐ Such devices are sometimes called IGFETs (insulated-gate field-effect transistors) or sometimes MOSFETs (metal oxide semiconductor field-effect transistors)
- ☐ Digital circuits constructed using these devices are usually described as using MOS technology
- ☐ Here we will describe them as MOSFETs


# **Device Structure and Physical Operation**

#### **Device structure of MOSFET**



- $\square$  "MOS"  $\equiv$  metal-oxide-semiconductor structure
- ☐ MOSFET is a four-terminal device: gate (G), source (S), drain (D) and body (B)
- $\square$  The device size (channel region) is specified by channel width (W) and channel length (L)
- $\square$  Two kinds of MOSFETs: *n*-channel (NMOS) and *p*-channel (PMOS) devices
- ☐ The device structure is basically symmetric in terms of drain and source
- ☐ Source and drain terminals are specified by the operation voltage

# **Structure:** *n-channel* **MOSFET (NMOS)**




#### **Operation with zero gate voltage**

- ☐ The MOS structure form a parallel-plate plate capacitor with gate oxide layer in the middle
- ☐ Two pn junctions (S-B and D-B) are connected as back to back diodes
- ☐ The source and drain terminals are isolated by two depletion regions without conducting current
- $\square$  The operating principles will be introduced by using the *n*-channel MOSFET as an example


#### **Creating a channel for current flow**


- ☐ Positive charges accumulate in gate as a positive voltage applies to gate electrode
- $\square$  Electric field forms a depletion region by pushing holes in p-type substrate away from the surface
- $lue{}$  Electrons accumulate on the substrate surface as gate voltage exceeds a **threshold voltage**  $V_{\mathrm{t}}$
- $\square$  The induced *n* region thus forms a **channel** for current flow from drain to source
- $\square$  The channel is created by inverting the substrate surface from p-type to n-type  $\rightarrow$  inversion layer
- ☐ The field controls the amount of charge in the channel and determines the channel conductivity



# Applying a small drain voltage


- $\square$  A positive  $v_{GS} > V_t$  is used to induce the channel  $\rightarrow n$ -channel **enhancement-type** MOSFET
- $\Box$  Free electrons travel from source to drain through the induced *n*-channel due to a small  $v_{\rm DS}$
- $\square$  The current  $i_D$  flows from drain to source (opposite to the direction of the flow of negative charge)
- ☐ The current is proportional to the number of carriers in the induced channel
- $\Box$  The channel is controlled by the **effective voltage** or **overdrive voltage**:  $v_{OV} \equiv v_{GS} V_{t}$
- $\Box$  The electron charge in the channel due to the overdrive voltage:  $|Q| = C_{ox}WLv_{OV}$
- $\Box$  Gate oxide capacitance  $C_{ox}$  is defined as capacitance per unit area
- ☐ MOSFET can be approximated as a linear resistor in this region with a resistance value inversely proportional to the excess gate voltage






# Operation as increasing drain voltage

- $\square$  As  $v_{\rm DS}$  increases, the voltage along the channel increases from 0 to  $v_{\rm DS}$
- $\Box$  The voltage between the gate and the points along the channel decreases from  $v_{\rm GS}$  at the source end to  $(v_{\rm GS} v_{\rm DS})$  at the drain end
- $\square$  Since the inversion layer depends on the voltage difference across the MOS structure, increasing  $v_{\rm DS}$  will result in a tapered channel
- $\Box$  The resistance increases due to tapered channel and the  $i_D^-v_{DS}$  curve is no longer a straight line
- $\square$  At the point  $v_{DSsat} = v_{GS} V_t$ , the channel is **pinched off** at the drain side
- $\square$  Increasing  $v_{DS}$  beyond this value has little effect on the channel shape and  $i_{D}$  saturates at this value
- $\Box$  Triode region:  $v_{DS} < v_{DSsat}$
- **□** Saturation region:  $v_{DS} \ge v_{DSsat}$





☐ Induced charge in the channel due to MOS capacitor:

$$Q_I(x) = -C_{ox}[v_{GS} - V_t - v(x)]$$

☐ Equivalent resistance dR along the channel:

$$dR = \frac{dx}{qn(x)\mu_n h(x)W} = \frac{dx}{\mu_n W Q_I(x)}$$


☐ I-V derivations: (more detail in next slide)


$$dv = i_D dR = \frac{i_D dx}{\mu_n WQ(x)} = \frac{i_D dx}{\mu_n WQ(x)} = \frac{i_D dx}{\mu_n W[v_{GS} - V - v(x)]_L}$$


$$\int_{i}^{\mu_{n}} \frac{\mu_{n}C_{ox}W[v_{GS} - V_{t} - v(x)]dv}{W[(v - V)v - \frac{1}{2} \int_{DS}^{2} v} \int_{DS}^{i} dx$$

- Process transconductance parameter
- Aspect ratio: W/L
- Transconductance parameter ( $\mu A/V^2$ ):  $k_n = \mu_n C_{ox}(W/L)$
- ☐ Drain current of MOSFETs:
  - Triode region:
  - Saturation region
- $\square$  On-resistance (channel resistance for small  $v_{DS}$ ):


$$r_{DS} = 1/k_n (v_{GS} - V_t)$$







Derivation of the  $i_n$ - $v_{ns}$  Relationship



$$i = \frac{dq}{dt} = \frac{dq}{dx} \frac{dx}{dt}$$

$$Q = CV \qquad C_{ox} = \frac{\varepsilon_{ox}}{t_{ox}} \quad (4.2)$$

$$\varepsilon_{ox} = 3.9\varepsilon_{0} = 3.9 \times 8.854 \times 10^{-12} = 3.45 \times 10^{-11} \text{ F/m}$$

$$dq = -C_{ox}(Wdx) \left[ \upsilon_{GS} - \upsilon(x) - V_{t} \right] \qquad (4.3)$$

$$E(x) = -\frac{d\upsilon(x)}{dx} \quad (\because E = -\nabla V)$$

$$\frac{dx}{dt} = -\mu_{n} E(x) = \mu_{n} \frac{d\upsilon(x)}{dx} \qquad (4.4)$$

$$i = -\mu_{n} C_{ox} W \left[ \upsilon_{GS} - \upsilon(x) - V_{t} \right] \frac{d\upsilon(x)}{dx}$$

$$i_{D} = -i = \mu_{n} C_{ox} W \left[ \upsilon_{GS} - \upsilon(x) - V_{t} \right] \frac{d\upsilon(x)}{dx}$$

$$i_{D}dx = \mu_{n}C_{ox}W\left[\upsilon_{GS} - V_{t} - \upsilon(x)\right]d\upsilon(x)$$

$$\int_{0}^{L}i_{D}dx = \int_{0}^{\upsilon_{DS}}\mu_{n}C_{ox}W\left[\upsilon_{GS} - V_{t} - \upsilon(x)\right]d\upsilon(x)$$

$$i_{D} = (\mu_{n}C_{ox})\left(\frac{W}{L}\right)\left[(\upsilon_{GS} - V_{t})\upsilon_{DS} - \frac{1}{2}\upsilon_{DS}^{2}\right] \quad (4.5)$$
At the beginning of saturation region,  $\upsilon_{DS} = \upsilon_{GS} - V_{t}$ 

$$i_{D} = \frac{1}{2}(\mu_{n}C_{ox})\left(\frac{W}{L}\right)(\upsilon_{GS} - V_{t})^{2} \quad (4.6)$$

$$i_{D} = \frac{1}{2}(\mu_{n}C_{ox})\left(\frac{W}{L}\right)(\upsilon_{GS} - V_{t})^{2} \quad (4.6)$$

$$i_{D} = \frac{1}{2}(\mu_{n}C_{ox})\left(\frac{W}{L}\right)(\upsilon_{GS} - V_{t})^{2} \quad (4.6)$$

$$i_{D}dx = \mu_{n}C_{ox}W\left[\upsilon_{GS} - V_{t} - \upsilon(x)\right]d\upsilon(x)$$

$$\int_{0}^{L}i_{D}dx = \int_{0}^{\upsilon_{DS}}\mu_{n}C_{ox}W\left[\upsilon_{GS} - V_{t} - \upsilon(x)\right]d\upsilon(x)$$

$$i_{D} = (\mu_{n}C_{ox})\left(\frac{W}{L}\right)\left[(\upsilon_{GS} - V_{t})\upsilon_{DS} - \frac{1}{2}\upsilon_{DS}^{2}\right] \quad (4.5)$$

$$i_{D} = (\mu_{n}C_{ox})\left(\frac{W}{L}\right)\left[(\upsilon_{GS} - V_{t})\upsilon_{DS} - \frac{1}{2}\upsilon_{DS}^{2}\right] \quad (4.5)$$

$$i_{D} = \frac{1}{2}k'_{n}\left(\frac{W}{L}\right)\left[(\upsilon_{GS} - V_{t})\upsilon_{DS} - \frac{1}{2}\upsilon_{DS}^{2}\right] \quad (4.6a)$$

$$\left(\frac{W}{I}\right)$$
: Aspect ratio of the MOSFET


Copyright © 2004 by Oxford University Press, Inc.

#### The p-channel enhancement-type MOSFET

- $\square$  p-channel enhanced-type MOSFETs are fabricated on n-type substrate with  $p^+$  source and  $p^+$  drain
- ☐ Normally, source is connected to high voltage and drain is connected to low voltage
- $\square$  As a negative voltage applies to the gate, the resulting field pushes electrons in n-type substrate away from the surface, leaving behind a carrier-depletion region
- $\square$  As gate voltage exceeds a negative **threshold voltage**  $V_{\rm t}$ , holes accumulate on the substrate surface
- $\square$  A p-type channel (inversion layer) is induced for current flow from source to drain
- ☐ Negative gate voltage is required to induce the channel → **enhancement-type** MOSFET

#### **Complementary MOS (CMOS)**


- ☐ CMOS technology employs both PMOS and NMOS devices
- $\square$  If substrate is *p*-type, PMOS transistors are formed in *n* well (*n*-type body needed)
- $\square$  If substrate is *n*-type, NMC  $\cap$
- ☐ The substrate and well are



# **Current-Voltage Characteristics**

### **Circuit symbol**

 $\square$  *n*-channel enhancement-mode MOSFET




### The current-voltage characteristics


 $\square$  Cut-off region:  $(v_{GS} \le V_t)$ 


$$\Box i_D = 0$$

 $\square$  Triode region:  $(v_{GS} > V_t \text{ and } v_{DS} < v_{GS} - V_t)$ 


- $\square$  Saturation:  $(v_{GS} > V_t \text{ and } v_{DS} \ge v_{GS} V_t)$
- ☐ large-signal model (saturation)









# **n-MOSFET Characteristics**



Plots V-I characteristics of the device for various Gate voltages (VGS)





At a constant value of VDS, we can also see that IDS is a function of the Gate voltage, VGS
The transistor begins to conduct when the Gate voltage, VGS, reaches the Threshold voltage: VT



Source-Drain Voltage

# Current-Voltage Characteristics

Cut-off: 
$$V_{GS} < V_{T}$$
  
 $I_{D} = I_{S} = 0$ 

Triode: 
$$V_{GS} > V_{T}$$
 and  $V_{DS} < V_{GS} - V_{T}$   
 $I_{D} = k_{n} (W/L)[(V_{GS} - V_{T})V_{DS} - {}^{1}/_{2}V_{DS}^{2}]$ 

Saturation: 
$$V_{GS} > V_T$$
 and  $V_{DS} > V_{GS} - V_T$   
 $I_D = \frac{1}{2}k_n'(W/L)(V_{GS} - V_T)^2$ 

where  $k_n' = (electron mobility)x(gate capacitance)$ =  $\mu_n(\epsilon_{ox}/t_{ox})$  ... electron velocity =  $\mu_n E$ 


and  $V_T$  depends on the doping concentration and gate material used (...more details later)

### **Channel length modulation**

- $\Box$  The channel pinch-off point moves slightly away from drain as  $v_{\rm DS} > v_{\rm DSsat}$
- $\Box$  The effective channel length ( $L_{\rm eff}$ ) reduces with  $v_{\rm DS}$
- ☐ Electrons travel to pinch-off point will be swept to drain by electric field
- $\hfill\Box$  The length accounted for conductance in the channel is replaced by  $L_{\rm eff}$  :

$$\int_{0}^{v_{GS}-V} k_{n} W[v_{GS} - V - v(x)] dv =$$

$$i^{D} = \frac{1}{2} k_{n} \frac{W}{L^{eff}} (v_{GS} - V) \frac{1}{2} \frac{1}{2} \frac{1}{n} \frac{1}{L} \frac{1}{2} \frac{1}{n} \frac{1}{L} \frac{1}{n} \frac{\Delta L}{L} \times v_{DS}^{DS} \rightarrow i = \frac{1}{2} k_{n} \frac{W}{L} (v_{GS} - V)^{2} (1 + \lambda v_{DS})$$
assuming that 
$$\frac{\Delta L}{L} \propto v_{DS}^{DS} \rightarrow i = \frac{1}{2} k_{n} \frac{W}{L} (v_{GS} - V)^{2} (1 + \lambda v_{DS})$$



Finite output resistance

$$r_{o} \equiv \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$


$$C = \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$

$$C = \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$

$$C = \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$

$$C = \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$


$$C = \begin{bmatrix} \frac{\partial i}{\partial t} \\ \frac{\partial i}{\partial t} \end{bmatrix}_{v_{o} \in Sconstant}^{-1} = \begin{bmatrix} \lambda - n & (v_{GS} - V^{2})^{1} \end{bmatrix} \frac{1}{\lambda V_{D}} = \frac{A}{I}$$



- $\square V_A$  (Early voltage) =  $1/\lambda$  is proportional to channel length:  $V_A = V_A'L$
- $\square$   $V'_{A}$  is process-technology dependent with a typical value from  $5 \sim 50 \text{ V/}\mu\text{m}$
- $\square$  Due to the dependence of  $i_D$  on  $v_{DS}$ , MOSFET shows **finite output resistance** in saturation region

#### **The body effect**

- ☐ The BS and BD junction should be reverse biased for the device to function properly
- $\square$  Normally, the body of a *n*-channel MOSFET is connected to the most negative voltage
- $\Box$  The depletion region widens in BS and BD junctions and under the channel as  $V_{\rm SB}$  increases
- $\square$  Body effect:  $V_{t}$  increases due to the excess charge in the depletion region under the channel
- ☐ The body effect can cause considerable degradation in circuit performance




#### **Temperature effect**

- $\square$   $V_{\rm t}$  decreases by ~2mV for every 1°C rise  $\rightarrow i_{\rm D}$  increases with temperature
- $\square k'_n$  decreases with temperature  $\rightarrow i_D$  decreases with increasing temperature
- $\Box$  For a given bias voltage, the overall observed effect of a temperature increase is a decrease in  $i_D$

#### **Breakdown and input protection**

- ☐ Weak avalanche
  - lacktriangleq pn junction between the drain and substrate suffers avalanche breakdown as  $V_{\mathrm{DS}}$  increases
  - Large drain current is observed
  - Typical breakdown voltage 20 ~ 150 V
- ☐ Punch-through
  - Occurs at lower voltage (~20 V) for short channel devices
  - Drain current increases rapidly as the drain depletion region extends through the channel
  - Does not result in permanent damage to the device
- ☐ Gate-oxide breakdown
  - Gate-oxide breakdown occurs when gate-to-source voltage exceeds 30 V
  - Permanent damage to the device
- ☐ Input Protection
  - Protection circuit is needed for the input terminals of MOS integrated circuits
  - Using clamping diode for the input protection


### The p-channel enhancement-type MOSFET



- ☐ For a PMOS, the source is connected to high voltage and the drain is connected to low voltage
- $\square$  To induce the p-channel for the MOSFET, a negative  $v_{GS}$  is required  $\rightarrow V_{t}$  (threshold voltage) < 0V
- ☐ The body is normally connected to the most positive voltage

#### The current-voltage characteristics

- $\square$  Triode region:  $(v_{GS} < V_{tb} \text{ and } v_{DS} > v_{GS} V_{tb})$
- $\square$  Saturation:  $(v_{GS} < V_{tp} \text{ and } v_{DS} \le v_{GS} V_{tp})$
- ☐ Transconductance parameter  $k'_{p} = \mu_{p} C_{ox} \approx 0.4 \ k'_{n}$




- $\square$  The values of  $v_{GS}$ ,  $v_{DS}$ ,  $V_t$  and  $\lambda$  for p-channel MOSFET operation are all negative
- $\square$  Drain current  $i_D$  is still defined as a positive current

### DC analysis for MOSFET circuits

#### **MOSFET Circuits at DC**

- ☐ Assume the operation mode and solve the dc bias utilizing the corresponding current equation
- ☐ Verify the assumption with terminal voltages (cutoff, triode and saturation)
- ☐ If the solution is invalid, change the assumption of operation mode and analyze again

#### DC analysis example





Assuming MOSFET in saturation

$$-V_{SS} = V_{GS} + I_D R_S = V_{GS} + k_{DV} - (V_{GS} - V_{CS})^2 R \rightarrow V_{GS} = 3V \text{ and } V_{DS} = -1.696V$$

$$\rightarrow V_{GS} = 3V \text{ or } 1V \text{ (not a valid solution)} \qquad V_{DS} < V_{GS} - V_t \rightarrow \text{ not in saturation!}$$

$$(V_{DS} = 4V) \ge (V_{GS} - V_t = 1V) \rightarrow \text{ saturation}$$





Assuming MOSFET in triode

$$I = \underbrace{k}_{L} \quad [(V - V_{DS})^{2}]$$

$$-V_{DS} \quad V_{DS} \quad$$

### **Applying the MOSFET in Amplifier Design**

#### **MOSFET voltage amplifier**

- $\square$  MOSFET with a resistive load  $R_D$  can be used as a voltage amplifier
- ☐ The voltage transfer characteristic (VTC)
  - The plot of  $v_{I}(v_{GS})$  versus  $v_{O}(v_{DS})$
  - $\blacksquare$  DC analysis as  $v_{\rm GS}$  increases from 0 to  $V_{\rm DD}$


  - Saturation mode:  $(v_{GS} > V_t)$


$$\Box_{i}^{i} \stackrel{D}{=} \overline{h}_{2}^{i} (v - V)^{2GS}$$

$$\Box_{i}^{O} \stackrel{DS}{=} v = V^{DD} - \overline{h}_{2}^{i} v \qquad GS - V)^{2} R$$

■ Triode mode:  $(v_{GS}$  further increases)

$$\begin{bmatrix}
i & \stackrel{\triangle}{=} k & [(v_t - V)v_{DS}^{GS} - \frac{1}{2} & \frac{2}{DS} \\
v & \stackrel{\triangle}{=} v & \stackrel{DS}{=} V & \stackrel{DD}{=} k & [(v_t - V)v_{DS}^{GS} - \frac{1}{2} & \frac{2}{2} & \frac{2}{DS} \\
]R & DS$$





# Biasing the MOSFET to obtain linear amplification

- ☐ The slope in the VTC indicates voltage gain
- ☐ MOSFET in saturation can be used as voltage amplification
- $\square$  Point Q is known as **bias point** or **dc operating point**

$$\int_{\Gamma} V \int_{t}^{D} V \int_{D}^{D} \frac{1}{2} k (V - V_{S})^{2} R$$

$$\square v_{GS}(t) = V_{GS} + v_{gs}(t)$$

- $\Box$  The time-varying part in  $v_{GS}(t)$  is the amplified signal
- ☐ The circuit can be used as a linear amplifier if:
  - A proper bias point is chosen for gain
  - The input signal is small in amplitude


#### The small-signal voltage gain


 $\Box$  The amplifier gain is the slope at Q:

$$A_{v} = \frac{dv_{DS}}{dv_{GS}} \Big|_{v_{GS} = V_{GS}} = -k_{n} (V_{GS} - V_{t}) R_{D} = -k_{n} V_{OV} R_{D}$$

☐ Maximum voltage gain of the amplifier

$$|A_{v}| = |-\frac{I_{B}R_{D}}{V_{OV}}| \leq \frac{V}{2} \frac{V_{DD}}{OV} = |A_{v \text{ max}}|$$





#### **Determining the VTC by graphical analysis**


- ☐ Provides more insight into the circuit operation
- ☐ Load line: the straight line represents in effect the load


$$\Box i_{D} = (V_{DD} - v_{DS})/R_{D}$$

☐ The operating point is the intersection point

#### Locating the bias point Q

- ☐ The bias point (intersection) is determined by properly choosing the load line
- $\square$  The output voltage is bounded by  $V_{\mathrm{DD}}$  (upper bound) and  $V_{\mathrm{OV}}$  (lower bound)
- ☐ The load line determines the voltage gain
- ☐ The bias point determines the maximum upper/lower voltage swing of the amplifier





#### The MOSFET as an Amplifier and as Switch

The MOSFET acts as a Voltage-Controlled Current Source!



Transconductance Amplifier!

**Saturation Region !!!** 

$$v_{GS}$$

$$i_D = \frac{1}{2} k'_n \frac{W}{L} (v_{GS} - V_t)^2$$
 (4.20) Saturation current




 $l_{D}$ 

Nonlinear!

For linear amplification, we need dc-bias voltage  $V_{GS}$  and require small input signal  $v_{gs}$ .

# 4.4.1 Large-Signal Operation-The Transfer



Basic structure of the Common-Source (CS) (ground-source) amplifier.


$$\upsilon_O = \upsilon_{DS} = V_{DD} - R_D i_D \tag{4.35}$$

# 4.4.2 Graphical Derivation of The Transfer Characteristics

$$i_D = V_{DD} - R_D i_D \quad (4.36)$$

$$i_D = \frac{V_{DD}}{R_D} - \frac{1}{R_D} v_{DS} \quad (4.37)$$
Load-line equation

For a given input  $v_I(v_{GS})$ , We can find output  $v_O(v_{DS})$ .



### **Small-Signal Operation and Models**

#### The DC bias point

- ☐ MOSFET in saturation
  - Drain current:  $I D = \frac{1}{2} k \left( \frac{V_2}{V_2} \text{ GS } \frac{1}{V_2} \right) = 0$
- ☐ The small-signal circuit parameters are determined by the bias point


#### The small-signal operation


☐ The small-signal drain current:

$$v_{GS} = V + v 
i^{D} = \frac{1}{2} k_{n} \underbrace{W}_{GS} \underbrace{V_{GS}}_{(iV)} + k_{gs} \underbrace{V_{gs}}_{(iV)} +$$

☐ The small-signal voltage gain:

$$\begin{aligned} v_D &= V_{DD} - i_D R_D = V_{DD} - (I_D + i_d) R_D = V_D - i_d R_d = V_D + v_d \\ &\rightarrow v^d = -i R^D = -k'_n \frac{W}{L} V_{OV} R_g y \\ &\rightarrow A^v \equiv \frac{v_d}{v_{gs}} = -k'_n \frac{W}{L} V_{OVD} \end{aligned}$$





#### The small-signal parameters

 $\square$  Transconductance  $(g_m)$ : describes how  $i_d$  change with  $v_{gs}$ 

$$g_{m} \equiv \frac{i_{d}}{v_{gs}} = \frac{\partial i_{D}}{\partial v_{GS}} \Big|_{v_{GS}}^{W} = k_{n} \frac{1}{L} (V_{GS} - V_{t}) = \sqrt{2k_{n}^{\prime} \frac{W}{L}}$$

 $\square$  Output resistance  $(r_0)$ : describes how  $i_d$  change with  $v_{ds}$ 


$$r_o \equiv \left[\frac{\partial_D}{\partial_{DS}}\right]_{v_{GS}=constant}^{-1} \approx \frac{1}{2 I_{V_A}} \quad \overline{I}^{=}$$


- Drain current varies with  $v_{DS}$  due to channel length modulation
- Finite  $r_0$  to model the linear dependence of  $i_D$  on  $v_{DS}$
- The effect can be neglected if  $r_0$  is sufficiently large
- $\square$  Body transconductance  $(g_{mb})$ : describes how  $i_d$  changes with  $v_{bs}$

$$i^{D} \quad \overline{2} = \frac{1}{n} \underbrace{\overline{K}}^{N} \underbrace{W}_{GS}(v)$$

$$-V)^{2} \rightarrow g_{mb} = \underbrace{\frac{\partial i}{\partial s}}_{BS} \Big|_{\substack{v \equiv \text{constant} \\ v = \text{constant}}} = \underbrace{\frac{\partial i}{\partial v}}_{V} \underbrace{\frac{\partial V}{\partial v_{BS}}} = -\underbrace{W}_{BS} - \underbrace{V}_{SS} - \underbrace{V}_{V} \underbrace{V}_{V}^{t} = \underbrace{W}_{SB} - \underbrace{V}_{V} \underbrace{V}_{SB} - \underbrace{V}_{SB} -$$


- The body effect of the MOSFET is modeled by  $g_{mb}$
- Can be neglected if body and source are connected together






#### The small-signal equivalent circuit models

 $\Box$  Hybrid- $\pi$  model




### **Basic MOSFET Amplifier Configuration**

#### Three basic configurations



#### **Characterizing amplifiers**

- ☐ The MOSFET circuits can be characterized by a voltage amplifier model (unilateral model)
- $\Box$  The electrical properties of the amplifier is represented by  $R_{\rm in}$ ,  $R_{\rm o}$  and  $A_{\rm vo}$
- ☐ The analysis is based on the small-signal or linear equivalent circuit (dc components not included)
- □ Voltage gain:  $A = \frac{v}{v} = \frac{R_L}{R} + A_{vo}$
- Overall voltage gain?  $G \equiv v^{\rho} \frac{v_{o}}{v_{sig}} = \frac{R}{R_{in} + R} A_{v} = \frac{R}{R_{in} + R} \frac{R_{L}}{R_{sig}} A_{vo}$



## **Biasing in MOS Amplifier Circuits**

#### DC bias for MOSFET amplifier


- ☐ The amplifiers are operating at a proper dc bias point
- ☐ Linear signal amplification is provided based on small-signal circuit operation
- $lue{}$  The DC bias circuit is to ensure the MOSFET in **saturation** with a proper collector current  $I_{\mathrm{D}}$


#### Biasing by fixing gate-to-source voltage

- $\square$  Fix the dc voltage V to specify the saturation current of the MOSFET: I
- $D = \frac{1}{2} k^n (V_2 \xrightarrow{GS-V}^2) \stackrel{1}{=} n k (V$
- $\square$  Bias current deviates from the desirable value due to variations in the device para  $\overrightarrow{n}$  fere  $V_{t}$  and  $\mu_{n}$

#### Biasing by fixing gate voltage and connecting a source resistance

- The bias condition is specified by: V = GV  $\text{dis } \frac{1}{2}k(V GSV)^2R$   $D = \frac{1}{2}kV(V GSV)^2R$
- ☐ Prain current has better tolerance to variations in the device parameters





#### Biasing using a drain-to-gate feedback resistor

- ☐ A single power supply is needed
- $\square$   $R_{\rm G}$  ensures the MOSFET in saturation ( $V_{\rm GS} = V_{\rm DS}$ )
- MOSFET operating point:  $\frac{V_{DD} V}{1^{GS}R_D} = {}_{n} k (V_{GS} V)$
- $\Box$  The value of the feedback resistor  $R_G$  affects the small-signal gain


#### Biasing using a constant-current source


- ☐ The MOSFET can be biased with a constant current source *I*
- $\square$  The resistor  $R_D$  is chosen to operate the MOSFET in active mode
- ☐ The current source is typically a current mirror
- ☐ Current mirror circuit:
  - MOSFETs  $Q_1$  and  $Q_2$  are in saturation
  - The reference current  $I_{REF} = I = I_{D}$

$$\frac{V_{DD}}{1^{GS}R} = \sum_{n=0}^{\infty} k \left( V_{GS} - V \right)$$

$$I^{REF} = \overline{2}_{t}^{1} k (V^{GS})$$

■  $\overline{W}_{D2}^{V_1^2}$  applying to the amplifier circuit, the voltage  $V_{D2}$  has to be high enough to ensure  $Q_2$  in saturation





# NEW

# BJT vs MOSFET

- RTL logic vs CMOS logic
- DC Input impedance of MOSFET (at gate end) is infinite Thus, current output can drive many inputs [] FANOUT
- CMOS static dissipation is low!! ~ I<sub>OFF</sub>V<sub>DD</sub>
- Normally BJTs have higher transconductance/current (faster!)

$$I_{C} = (qn_{i}^{2}D_{n}/W_{B}N_{D})exp(qV_{BE}/kT)$$

$$I_{D} = \mu C_{ox}W(V_{G}-V_{T})^{2}/L$$

$$g_{m} = \delta I_{C}/\delta V_{BE} = I_{C}/(kT/q)$$

$$g_{m} = \delta I_{D}/\delta V_{G} = I_{D}/[(V_{G}-V_{T})/2]$$


$$g_{\rm m} = \partial I_{\rm c}/\partial V_{\rm BE} = I_{\rm c}/(kT/q)$$


$$I_D = \mu C_{ox} W (V_G - V_T)^2 / L$$


$$g_{\rm m} = \partial I_{\rm D}/\partial V_{\rm G} = I_{\rm D}/[(V_{\rm G}-V_{\rm T})/2]$$

• Today's MOSFET  $I_D \gg I_C$  due to near ballistic operation

# **MOSFET Biasing**







**Basic Arrangement** 

Bias with one power supply

Bias with two power supplies

$$V_{GS} = V_G - R_S I_D$$


$$V_{GS} = V_G - R_S I_D$$


$$V_{GS} = V_{SS} - R_S I_D$$

(KVL: 
$$\theta$$
+  $V_{GS}$  +  $R_S I_D - V_{SS} = \theta$ )

Resistor Rs provides negative feedback

# **Fixed Bias**





# Investigating the input loop

I<sub>G</sub>=0A, therefore

$$V_{RG} = I_G R_G = 0V$$

Applying KVL for the input loop,

$$-V_{GG}-V_{GS}=0$$


- It is called fixed-bias configuration due to V<sub>GG</sub> is a fixed power supply so V<sub>GS</sub> is fixed
- The resulting current,  $I_D = I_{DSS} (1 \frac{V_{GS}}{V_P})^2$


# **Self Bias**

 The self-bias configuration eliminates the need for two dc supplies.

The controlling V<sub>GS</sub> is now determined by the voltage

across the resistor Rs





• For the indicated input loop:

$$V_{GS} = -I_D R_S$$

• Mathematical approach:

$$I_{D} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$

$$I_{D} = I_{DSS} \left( 1 - \frac{I_{D}R_{S}}{V_{P}} \right)^{2}$$

rearrange and solve.


- For output loop
  - Apply KVL of output loop
  - Use I<sub>D</sub> = I<sub>S</sub>


$$V_{DS} = V_{DD} - I_D (R_S + R_D)$$

$$V_S = I_D R_S$$

$$V_D = V_{DS} + V_S = V_{DD} - V_{RD}$$

# **Voltage Divider Bias**





V<sub>G</sub> can be found using the voltage divider rule

$$V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$$

- Using Kirchoff's Law on the input loop:
- Rearranging and using ID =IS:  $V_G V_{GS} V_{RS} = 0$

$$V_G - V_{GS} - V_{RS} = 0$$

$$V_{GS} = V_G - I_D R_S$$

Once the quiescent values of I<sub>DO</sub> and V<sub>GSO</sub> are determined, the remaining network analysis can be found.


$$I_{R1} = I_{R2} = \frac{V_{DD}}{R_1 + R_2}$$

Output loop:

$$V_{DS} = V_{DD} - I_D(R_D + I_D R_S)$$

$$V_D = V_{DD} - I_D R_D$$

$$V_S = I_D R_S$$



Again plot the line and the transfer curve to find the Q-point. Using the following equations:  $V_G = \frac{R_2 V_{DD}}{V_G}$ 

 $R_1+R_2$ 

Input loop:  $V_{GS} = V_G - I_D R_S$ 

Output loop:  $V_{DS} = V_{DD} - I_D(R_S + R_D)$