

ELL201 Project: Electronic Voting Machine (EVM)

Dhruv Joshi
2022EE32079

Athipatla Rahul
2022MT11277

Nakshat Pandey
2022EE11436

Vibhor Agarwal
2022EE11426

Introduction

This project aims to implement an electronic voting machine suitable for handling up to 4 candidates and 31 votes for each candidate on a CPLD board. It utilizes three 7-segment displays to showcase the results. The system is designed with two primary states: a Voting state and a Display state.

Implementation Methodology

0.1 Inputs:

- **Toggle Switch for Input:** Increments the number of votes cast for a specific candidate using adders within the system.
- **Vote Counters:** Four adders store the respective vote counters for each candidate.
- **LED Indicators:** Four LEDs on the CPLD board light up respectively when the corresponding vote has been cast.
- **Enable Switch:** Acts as a button switch. The first press triggers the voting state, and the second press triggers the display state.
- **Next Result Switch:** Upon triggering the enable for the second time, this switch triggers a single counter that controls which candidate's vote count should be displayed on the three 7-segment displays.
 - The first 7-segment display shows the candidate number (indexed from 0).
 - The second and third 7-segment displays show the vote count in decimal.

Voting State:

- Initiated when the enable switch is set to high (switch 7 on the CPLD, line 42 of the code).
- Voting takes place entirely on the CPLD, where designated switches (1 to 4) correspond to each of the 4 candidates (variable "v" assigned on line 41).
- To cast a vote for candidate n, the voter flips the nth switch, making the nth bit of v equal to "1".
- The voter can confirm their vote by observing the corresponding LED on the CPLD (LEDs assigned to the variable "to-display"), indicating their vote has been cast for the nth candidate.
- The register cn stores the total number of votes cast for the nth candidate and is updated every time the respective switch is flipped.
- An if-else block handles overflow conditions.

Display State:

- Activated by setting the enable switch to low.
- The results are displayed on the three 7-segment LED displays.
- Inputs to the LED displays: ldsc1 (10's place of vote count), ldsc2 (unit place of vote count), and ldsv (candidate number).
- The variable next_result_ff (controlled by switch 6 on the CPLD) toggles the results from one candidate to another.
- Flipping the switch cycles through the candidates, and after the 4th candidate, it circles back to the 1st candidate.
- The vote count is initially stored in the variable ldsc, which is then resolved into ldsc1 and ldsc2 by an if-else block.

Truth Table

Reset	Clock	Enable	V	C0	C1	C2	C3	Overflow	Next_result	ldsv	ldsc1	ldsc2
0	1	0	0001	00000	00000	00000	00000	0	0	00	00	0000
0	2	0	0010	00000	00000	00000	00000	0	0	00	00	0000
0	3	1	0000	00000	00000	00000	00000	0	0	00	00	0000
0	4	0	0001	00001	00000	00000	00000	0	0	00	00	0000
0	5	0	0010	00001	00001	00000	00000	0	0	00	00	0000
1	6	x	0001	00000	00000	00000	00000	0	0	00	00	0000
0	7	0	0001	00001	00000	00000	00000	0	0	00	00	0000
0	8	0	0010	00001	00001	00000	00000	0	0	00	00	0000
0	9	0	0100	00010	00001	00001	00000	0	0	00	00	0000
0	10	0	1000	00010	00001	00001	00001	0	0	00	00	0000
0	11	0	0010	00010	00010	00001	00001	0	0	00	00	0000
0	12	0	0100	00010	00010	00010	00001	0	0	00	00	0000
0	13	0	0100	00010	00010	00011	00001	0	0	00	00	0000
0	14	0	0010	00010	00011	00011	00001	0	0	00	00	0000
0	15	0	0010	00010	00101	00011	00001	0	0	00	00	0000
0	16	0	0001	00011	00101	00011	00001	0	0	00	00	0000
0	17	0	0001	00101	00101	00011	00001	0	0	00	00	0000
0	18	0	0001	00110	00101	00011	00001	0	0	00	00	0000
0	19	0	0001	00111	00101	00011	00001	0	0	00	00	0000
0	20	0	0001	01000	00101	00011	00001	0	0	00	00	0000
0	21	0	0001	01001	00101	00011	00001	0	0	00	00	0000
0	22	0	0001	01010	00101	00011	00001	0	0	00	00	0000
0	23	0	0001	01011	00101	00011	00001	0	0	00	00	0000
0	24	0	0001	01100	00101	00011	00001	0	0	00	00	0000
0	25	0	0001	01101	00101	00011	00001	0	0	00	00	0000
0	26	0	0001	01110	00101	00011	00001	0	0	00	00	0000
0	27	0	0001	01111	00101	00011	00001	0	0	00	00	0000
0	28	0	0001	10000	00101	00011	00001	0	0	00	00	0000
0	29	0	0001	10001	00101	00011	00001	0	0	00	00	0000
0	30	0	0001	10010	00101	00011	00001	0	0	00	00	0000
0	31	0	0001	10011	00101	00011	00001	0	0	00	00	0000
0	32	0	0001	10100	00101	00011	00001	0	0	00	00	0000
0	33	0	0001	10101	00101	00011	00001	0	0	00	00	0000
0	34	0	0001	10110	00101	00011	00001	0	0	00	00	0000

0	35	0	0001	10111	00101	00011	00001	0	0	00	00	0000
0	36	0	0001	11000	00101	00011	00001	0	0	00	00	0000
0	37	0	0001	11001	00101	00011	00001	0	0	00	00	0000
0	38	0	0001	11010	00101	00011	00001	0	0	00	00	0000
0	39	0	0001	11011	00101	00011	00001	0	0	00	00	0000
0	40	0	0001	11100	00101	00011	00001	0	0	00	00	0000
0	41	0	0001	11101	00101	00011	00001	0	0	00	00	0000
0	42	0	0001	11110	00101	00011	00001	0	0	00	00	0000
0	43	0	0001	11111	00101	00011	00001	0	0	00	00	0000
0	44	0	0001	11111	00101	00011	00001	1	0	00	00	0000
0	45	1	xxxx	11111	00101	00011	00001	1	0	00	11	0001
0	46	0	xxxx	11111	00101	00011	00001	1	1	01	00	0101
0	47	0	xxxx	11111	00101	00011	00001	1	1	10	00	0011
0	48	0	xxxx	11111	00101	00011	00001	1	1	11	00	0001
0	49	1	xxxx	11111	00101	00011	00001	1	1	00	11	0001

Table 2: Legend

Color	Meaning
	Voting Starts
	Reset Of Votes
	Overflow condition
	End of Voting and Display of Results
	Cycles Back to First Candidate

Circuit Diagrams




Figure 1: Circuit overview for 7-segment driving breadboard with I/O mapping to CPLD (source: Tinkercad) [due to unavailability of CD4511 ICs, 7447 ICs were used in the final circuit instead; I/O endpoints are represented by floating resistors]




Figure 2: Circuit schematic for 7-segment driving breadboard (source: Tinkercad) [here a 5V power supply is modeled approximately using a 6V rail formed between two 3V cells; I/O endpoints are represented by floating resistors]




Figure 3: Synthesis of Verilog code; this is the simplest possible FPGA/CPLD circuit (source: Yosys open-source synthesizer)

1 Verilog Code

```
1  /* I need to the following logic in my system:
2  One section that takes in the four inputs and stores the vote count in binary
3  The main module handles this as long the enable is turned on.
4  Once the enable is turned off, any inputs will be disregarded.
5  My next section is triggered once the enable is low.
6  This block takes the input from the button switch.
7  At posedge, it will display first candidate's number (01) and the vote count
8  When pressed again, it will go to the next candidate's vote count (10) and their vote
   count
9  This will continue as long as 1. the enable is low and 2. it will loop around back to
   first candidate.
10 */
11
12 `timescale 1ns / 1ps
13
14 module EVM(v, enable, reset, clock, next_result, to_display, ldsv, ldsc1, ldsc2, overflow)
   ;
15     input [3:0] v; // takes in a 4 bit vote from switches
16     input enable; // triggers whether we are in voting state or result state
17     input reset; // resets the voting all the way to zero
18     input clock;
19     input next_result;
20     reg [4:0] c0, c1, c2, c3 = 5'b00000; // stores vote count for each candidate
21     output reg [3:0] to_display = 4'b0000;
22     output reg [1:0] ldsv; // to show the candidate number
23     reg [4:0] ldsc; // to show the candidate vote count
24     output reg [1:0] ldsc1;
25     output reg [3:0] ldsc2;
26     output reg overflow;
27     reg enable_state_ff = 1'b0; // made this temporary addition as an output to show the
28     reg [1:0] next_result_ff = 2'b00;
29     reg enable_prev = 1'b0; // Additional signal to detect the positive edge of enable
30     reg next_result_prev = 1'b0;
31     // NOTE: I am yet to handle the case where we reset our EVM
32     // NOTE: NOTE: Ignore above note
33     // Voting logic
34     always @(posedge clock or posedge reset or posedge enable or posedge next_result)
        begin
35         if (reset) begin
36             c0 = 5'b00000;
37             c1 = 5'b00000;
38             c2 = 5'b00000;
39             c3 = 5'b00000;
40             enable_state_ff = 1'b0;
41             enable_prev = 1'b0;
42             next_result_ff = 2'b00;
43             overflow = 1'b0;
44             next_result_prev = 2'b00;
45         end
46         else if (enable && !enable_prev) begin
47             // Detect positive edge of enable
48             // Toggle enable_state_ff on the positive edge of enable
49             enable_state_ff = ~enable_state_ff;
50         end
51         else if (enable_state_ff == 1'b1 && v != to_display) begin // if we are in voting
           mode
```



```

52         // in voting mode I also want to take out an output that goes to the
           breadboard
53         // this goes out to a seven segment display:
54         to_display = v;
55         if (v == 4'b0001) begin
56             if (c0 == 5'b11111) overflow = 1'b1;
57             else c0 <= c0 + 5'b00001;
58         end
59         else if (v == 4'b0010) begin
60             if (c1 == 5'b11111) overflow = 1'b1;
61             else c1 <= c1 + 5'b00001;
62         end
63         else if (v == 4'b0100) begin
64             if (c2 == 5'b11111) overflow = 1'b1;
65             else c2 <= c2 + 5'b00001;
66         end
67         else if (v == 4'b1000) begin
68             if (c3 == 5'b11111) overflow = 1'b1;
69             else c3 <= c3 + 5'b00001;
70         end
71     end
72     else begin
73         case (next_result_ff)
74             2'b00: begin //doing a bit of hard coding here
75                 ldsv = 2'b00;
76                 ldsc = c0;
77             end
78             2'b01: begin
79                 ldsv = 2'b01;
80                 ldsc = c1;
81             end
82             2'b10: begin
83                 ldsv = 2'b10;
84                 ldsc = c2;
85             end
86             2'b11: begin
87                 ldsv = 2'b11;
88                 ldsc = c3;
89             end
90         endcase;
91
92         // Convert ldsc into 2 digits
93         if (ldsc < 5'b01010) begin
94             ldsc1 = 2'b00;
95             ldsc2 = ldsc[3:0];
96         end
97         else if (ldsc < 5'b10100) begin
98             ldsc1 = 2'b01;
99             ldsc2 = ldsc - 5'b01010;
100        end
101        else if (ldsc < 5'b11110) begin
102            ldsc1 = 2'b10;
103            ldsc2 = ldsc - 5'b10100;
104        end
105        else begin
106            ldsc1 = 2'b11;
107            ldsc2 = ldsc - 5'b11110;
108        end

```

```

109         if (next_result && !next_result_prev) begin
110             if (next_result_ff == 2'b11) next_result_ff = 2'b00; // if we are at 4th
111                 press, we go back to candidate 1
112             else next_result_ff = next_result_ff + 2'b01;
113         end
114     end
115     // Update enable_prev for the next cycle
116     enable_prev = enable;
117     next_result_prev = next_result;
118 end
119 // Enable state toggle
120 endmodule

```

Test Bench

Test Bench Code

```
1      `timescale 1ns / 1ps
2
3  module EVM_tb;
4      // Define the inputs and outputs
5      reg [3:0] v;
6      reg enable;
7      reg reset;
8      reg clock;
9      reg next_result;
10     wire [3:0] to_display;
11     wire [1:0] ldsv;
12     wire [3:0] ldsc1;
13     wire [1:0] ldsc2;
14     wire overflow;
15     // Instantiate the EVM module
16     EVM EVM_inst (
17         .v(v),
18         .enable(enable),
19         .reset(reset),
20         .clock(clock),
21         .next_result(next_result),
22         .to_display(to_display),
23         .ldsv(ldsv),
24         .ldsc1(ldsc1),
25         .ldsc2(ldsc2),
26         .overflow(overflow)
27     );
28
29     // Clock generation
30     always begin
31         #5 clock = ~clock;
32     end
33
34     // Generate VCD file
35     initial begin
36         $dumpfile("dump.vcd");
37         $dumpvars(0, EVM_tb);
38     end
39
40     // Test sequence
41     initial begin
42         // Initialize inputs
43         v = 4'b0000;
44         enable = 1'b0;
45         reset = 1'b0;
46         next_result = 1'b0;
47         clock = 1'b0;
48
49         // Reset the system
50         reset = 1'b1;
51         #10 reset = 1'b0;
52
53         // Enable voting
54         enable = 1'b1;
```

```

55     #10 enable = 1'b0;
56
57     // Vote for candidate 1
58     v = 4'b0001;
59     #10 v = 4'b0000;
60
61     // Vote for candidate 2
62     v = 4'b0010;
63     #10 v = 4'b0000;
64
65     // Vote for candidate 3
66     v = 4'b0100;
67     #10 v = 4'b0000;
68
69     // Vote for candidate 4
70     v = 4'b1000;
71     #20 v = 4'b0000;
72
73     // Vote for candidate 1
74     v = 4'b0001;
75     #10 v = 4'b0000;
76
77     // Vote for candidate 2
78     #10 v = 4'b0010;
79     #10 v = 4'b0000;
80
81     // Vote for candidate 2
82     #10 v = 4'b0010;
83     #10 v = 4'b0000;
84
85     // Vote for candidate 2
86     #10 v = 4'b0010;
87     #10 v = 4'b0000;
88 // Vote for candidate 2
89     #10 v = 4'b0010;
90     #10 v = 4'b0000;
91     // Vote for candidate 2
92     #10 v = 4'b0010;
93     #10 v = 4'b0000;
94     // Vote for candidate 2
95     #10 v = 4'b0010;
96     #10 v = 4'b0000;
97     // Vote for candidate 2
98     #10 v = 4'b0010;
99     #10 v = 4'b0000;
100    // Vote for candidate 2
101    #10 v = 4'b0010;
102    #10 v = 4'b0000;
103    // Vote for candidate 2
104    #10 v = 4'b0010;
105    #10 v = 4'b0000;
106    // Vote for candidate 2
107    #10 v = 4'b0010;
108    #10 v = 4'b0000;
109
110    #40 enable=1'b1;
111    #10 enable=1'b0;
112    // Display results for candidate 1

```

```

113     #10 next_result = 1'b1;
114     #10 next_result = 1'b0;
115     //display result for candidate 2
116
117     #10 next_result = 1'b1;
118
119     #10 next_result = 1'b0;
120     //display result for candidate 3
121
122     #10 next_result = 1'b1;
123     #10 next_result = 1'b0;
124
125     //display result for candidate 4
126     #10 next_result = 1'b1;
127     #10 next_result = 1'b0;
128     // back to candidate 1
129     #10 next_result = 1'b1;
130
131     // End the simulation
132     $finish;
133 end
134 endmodule

```

Test Bench Waveforms

As can be seen from the waveform and in accordance with our truth table, when enable is triggered for the first time the system goes into voting mode and votes are casted according to 'v' which is in one hot notation. The voting count of each candidate increase correspondingly.

When Enable is triggered again the system goes into display mode and it shows the candidate number along with the number of votes they got during voting. When NextResult is triggered then we move on to the results for next candidate and cycle back onto 1st candidate again.




Figure 4: Waveforms for several signals

Future Prospects

- **Increasing Candidate Capacity:** The current implementation supports up to 4 candidates. Future iterations could explore expanding the system to accommodate a larger number of candidates, addressing the needs of more complex electoral processes.
- **Enhancing Security Measures:** To ensure the integrity and security of the voting process, additional security measures could be implemented, such as voter authentication, tamper-proof mechanisms, and encryption of data transmission.
- **Remote Voting Capability:** Integrating remote voting capabilities could greatly enhance the accessibility and convenience of the voting process. This could involve developing secure online voting platforms or integrating the CPLD-based system with existing electronic voting infrastructure.
- **User Interface Improvements:** While the current implementation utilizes switches and LEDs for input and output, future versions could explore more user-friendly interfaces, such as touch screens or graphical user interfaces, to improve the overall voting experience.
- **Data Analysis and Reporting:** Incorporating data analysis and reporting functionalities could provide valuable insights into voting patterns, voter turnout, and other relevant statistics. This could aid in the evaluation and improvement of the electoral process.