Assembly: SOURCE PIN -> DESTINATION PIN / 2

Every canonical row is shown exactly once. INTERNAL_VERIFY is an existing module bond to inspect, not a wire to add.

E2 DESIGN HOLD | Physical connections unapproved | Generic ports require actual-part mapping | 08 Nov 2026

W023	**OV1.OUT+ -> ESP1.5V_VIN** V5_MCU | WIRE | Regulated 5.0 V target	BLOCKED_MISSING
W024	**OV2.OUT+ -> U1.20 (VCC)** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W025	**OV2.OUT+ -> DRV_L.VCC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W026	**OV2.OUT+ -> DRV_R.VCC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W027	**OV2.OUT+ -> DRV_A.5V_LOGIC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W028	**OV2.OUT+ -> US_F.VCC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W029	**OV2.OUT+ -> US_L.VCC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W030	**OV2.OUT+ -> US_R.VCC** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W031	**OV2.OUT+ -> C_U1.1** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W032	**OV2.OUT+ -> C_F.1** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W033	**OV2.OUT+ -> C_L.1** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W034	**OV2.OUT+ -> C_R.1** V5_LOGIC | WIRE | Regulated 5.0 V target; qualify 4.75-5.25 V	BLOCKED_MISSING
W035	**ESP1.3V3 -> S2.SENSE_COM** V3V3 | WIRE | ESP32 3.3 V	PROVISIONAL
W036	**ESP1.3V3 -> U2.8 (VCC)** V3V3 | WIRE | ESP32 3.3 V	PROVISIONAL
W037	**ESP1.3V3 -> C_U2.1** V3V3 | WIRE | ESP32 3.3 V	PROVISIONAL
W038	**TB_GND.BUS -> BT1.PACK-** GND | WIRE | 0 V reference; returns sized by branch	PROVISIONAL
W039	**TB_GND.BUS -> P1.GND** GND | WIRE | 0 V reference; returns sized by branch	PROVISIONAL
W040	**BUCK1.OUT- -> ESP1.GND** GND | WIRE | 0 V reference; returns sized by branch	PROVISIONAL
W041	**TB_GND.BUS -> BUCK1.IN-** GND | WIRE | 0 V reference; returns sized by branch	PROVISIONAL
W042	**BUCK1.IN- -> BUCK1.OUT-** GND | INTERNAL_VERIFY | 0 V reference; returns sized by branch	PROVISIONAL
W043	**TB_GND.BUS -> BUCK2.IN-** GND | WIRE | 0 V reference; returns sized by branch	PROVISIONAL
W044	**BUCK2.IN- -> BUCK2.OUT-** GND | INTERNAL_VERIFY | 0 V reference; returns sized by branch	PROVISIONAL

Red +supply | Black GND | Blue control | Green sensor | Orange motor | Thick = high-current | Dashed = missing/blocked

Net labels join across sheets. Crossings alone do not join. No component footprint / connector orientation is implied.