


Schematics DevBoard

Revision History


Rev. Code	Date	By	Description
A	2016-07-22	Yizhou	Compare to i.MX 6UL EVK C3 1 Change U101 CPU part number to MCIMX6Y2DVM05AA 2 Change DDR part number to MT41K256M16TW-107:P 3 Change QSPI flash part number to MT25QL256ABA1EW9 4 Remove EVMSIM
A1	25-May-2018	Marek B.	U101 updated to MCIMX6Y2DVM09AB
B	15-Sept-2022	Annanya Gupta	1. J301 is updated to 472192001 Molex 2. Y501 is updated to TSX-3225 24.0000MF15X-AC3 3. U702, U706 is updated to AP3401KTTR-G1 4. SW602 is updated to 1571983-1 5. D701,702,705 is updated to RB521S30T1G
B1	13-Oct-2023	Silong Ren	Update the Block Diagram

3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <Designer>		Drawing Title: MCIMX6ULL-<u>CM</u>	
Drawn by: <Drawnby>		Page Title: Title and Rev History	
Approved: <Approver>		Size C	Document Number SCH-29364 PDF: SPF-29364
Date: Thursday, October 26, 2017		Sheet 1	Rev B1 of 15

i.MX6ULL EVK Block Diagram

MPN: MCIMX6ULL-BB Agile No: 28616
MPN: MCIMX6ULL-CM Agile No: 29364



WALL Adapter: 5V/3A

OVP

VSYS
5V/3A

MCIMX6ULL-BB

LDO
RICHTEK RT9169
3.3V/100mA Iq = 4uA

DC/DC BUCK
MPS MP2144
3.3V/2A Iq=40uA

DC/DC BUCK
AP3401KT
1.275V/1A Iq=40uA

DC/DC BUCK
AP3401KT
1.35V/1A Iq=40uA

HIGH PSRR LDO
RICHTEK RT9193
3.3V/300mA

LDO
UM1750S-00
1.8V/3.3V/500mA

VDD_SNVS_IN

VDD_HIGH_IN

DCDC_3V3

VDDARM_IN

VDD_MEM1V5

VLD0_3V3

NVCC_SD (3.3V/1.8V)

NVCC_CSI (1.8V/3.3V)

USB_OTG_VBUS

USB_HOST_VBUS

LOAD SW

USB_OTGx_PWR

VDD_SNVS_IN
276uA

VDD_HIGH_IN
125mA

VDD_SOC_IN
900mA

NVCC_DRAM
50mA

NVCC_NAND

VDDA_ADC_3P3

NVCC_SD

NVCC_CSI

50mA
USB_OTG1_VBUS

USB_OTG2_VBUS

i.MX6ULL

LDO_USB

VDD_USB_CAP

LvDDR3
Micron: MT41K512M16
or MT41K256M16

eMMC 4GB
Micron
MTFC8GACAAAM

QSPI
Micron MT25QL256

NAND
Micron MT29F32G08

MCIMX6ULL-CM

USB_OTG_VBUS

USB_HOST_VBUS

USB OTG

USB HOST

LDO
UM1750S-00
2.8V/500mA

SD1_nRST/POR_B

LOAD SW

SD Socket

BT MOD

FPC Connector

VLCD_3V3
3.3V/23mA

BLT_PWM

HDMI
SILICON IMAGE SI9022A

VHDMI_3V3
3.3V/10mA

VLDO_1V2
1.2V/69.2mA

LDO
RICHTEK RT9169

Audio Codec
Wolfson WM8962B

VSPK_5V
5V/511mA

DVDD_1V8

LDO
UM1750S-00

VAUD_3V3
3.3V/62.58mA

SENSOR
eCompass/
G-sensor/Gyroscope

VSSENSOR_3V3
3.3V/6.9mA

CAN
NXP TJA1044GT/3

CAN_VIO_3V3
3.3V/1mA

CAN_VDD_5V
5V/65mA

Ethernet x2
Micrel KSZ801RNB

VENET_3V3
3.3V/48.7mA

LOAD SW


Camera/EMV SIM
CSI B2B CN

AVDD_2V8


DVDD1V5

LDO
UM1750S-00
1.5V/500mA


i.MX6ULL PWR




DDR3/LvDDR3




Note:
CLK termination: Place R206 close to U2.



DDR3 VREF
Note: 1K/1.5K are OK



DRAM Test Points




Note:
Test points for signal integrity measurement

Option 2



Option 1




MTFC8GACAAAM


Option 3



OSPI # Option 2



MX6ULL PERI



ICAP Classification: CP: ____ IUO: X PUBI: ____








ICAP Classification: CP: 100:
Drawing Title: **MCIMX6ULL-CM**

Page Title: CPU PERI x1

Size C	Document Number SCH-29364 PDF: SPF-29364
-----------	---

Date: Thursday, October 26, 2023		Sheet 7 of 13	
----------------------------------	--	---------------	--

JTAG Debug



FUSE MAP

<Default: QSPI BOOT>

TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved	Reserved	Reserved	Reserved
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDHC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USDHG_RST pad (USDHG3 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 0 - through SD pad 1 - direct	SD Loopback Clock Source Self for SDR50 and SDR104 0 - through SD pad 1 - direct
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USDHG_RST pad (USDHG3 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 0 - through SD pad 1 - direct
NAND	1	BT_TOGGLEMODE	Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 16	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row Address Bytes: 00 - 3 01 - 2 10 - 4 11 - 5			

TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
WEIM	Muxing Scheme: 00 - A/D16 01 - A+DN 10 - A+DL 11 - Reserved	OneHand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SD/eSD	SD Calibration Step 00 - 1 TBD	Bus Width: 0 - 3-bit 1 - 4-bit	Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/D0R) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Reserved	Reserved
MMC/eMMC	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DOR (MMC 4.4) 110 - 8-bit DOR (MMC 4.4) Etc - reserved	Port Select: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/D0R) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Reserved	Reserved	Reserved
NAND	Toggle Mode 33MHz Preamble Delay, Read Latency: 000 - 15 GPMCLK cycles 001 - 1 GPMCLK cycles 010 - 2 GPMCLK cycles 011 - 3 GPMCLK cycles 100 - 4 GPMCLK cycles 101 - 5 GPMCLK cycles 110 - 6 GPMCLK cycles 111 - 7 GPMCLK cycles	BOOT_SEARCH_COUNT 00 - 2 01 - 4 10 - 8 11 - 8	Boot Frequencies (ARM/D0R) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 12ms 1 - 22ms (LBA) Nand	Reserved	Reserved	Reserved	Reserved


0		0		0		0		0		0	
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]			
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable 0 - Disabled 1 - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSPI2 001 - eCSPI2 010 - eCSPI3 011 - eCSPI4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved				
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBRM2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved			
0x460Reserved (DDR3 config options)											
0x460	JTAG_SMODE[1:0]	WDG_ENABLE 0 - Disabled 1 - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved			
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC		
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT_MMU_DISABLE	Override Pad Settings (using PAD_SETTINGS value)			
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPIR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BT_ENABLE 0 - Disable 1 - Enable	USDHC_IOMUX_SRE Enable 0 - Disable 1 - Enable			
0x470	USDHC_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Core / DOR - Bus) 00 - LPB Disable 01 - 1 GPIO (def freq) 10 - Div by 2 11 - Div by 4	BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)							
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.									

NAND MT29F32G08CBACA

1 page = (4K + 224 bytes)
1 block = (4K + 224) bytes x 256 pages
= (1024K + 56K) bytes
1 plane = (1024K + 56K) bytes x 2048 blocks
= 17.280Mb
1 LUN = 17.280Mb x 2 planes
= 34.560Mb


Boot Configuration

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved




ICAP Classification:	CP:	IUC:	X	PUR:	
Drawing Title:	MCIMX6ULL-CM				
Page Title:	BOOT CFG				
Size C	Document Number	SCH-29364 PDF: SPF-29364			Rev B1
Date:	Thursday, October 26, 2023	Sheet	9	of	13

TP for SODIMM MFG



BMOD TP for MFG TOOL



LCD_RST has been used as WDOG on CPU BOARD

Maxim DCDC_3V3 supply current for Base Board: 1.2A

SODIMM 200

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

DDR_SODIMM_EDGE FINGERS

P801B

NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.apt_jta_active --> PAD	0 in real silicon
		(note : sjc.apt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon


PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)

DNP TABLE:

REF DES	ASSY OPT	PAGE NAME
C227,C228	DNP	C-02 LvDDR3
R308,R311,R312,U301A,U301B,U302	DNP	C-03 eMMC/NAND/TF/QSPI
C414,C420,C421,C422,C423,R405	DNP	C-04 CPU PERI1
C503,Q501,R501,R508,R513,R515,R517,R519,R520,Y503	DNP	C-05 CPU PERI2
R601,R602,R603,R604,R605,R606,R607,R608,R609,R610,R611,R612,R614,R615,R616,R621,R622,R627,R628,R629,R630,R632,R635,R642,R655,R656	DNP	C-06 BOOT CFG
C743,C744,C745,C746,C747,C819,C820,D701,R702,R703,R704,R705,R714,R716,R727,R731,R758	DNP	C-07 PWR MGR
C807,C814	DNP	C-08 SODIMM



ICAP Classification: CP: IUC: X PURI:

Drawing Title:
MCIMX6ULL-CM

Page Title:
NOTE

Size C

Document Number
SCH-29364 PDF: SPF-29364

Rev B1

Date: Thursday, October 26, 2023 Sheet 12 of 13

i.MX6ULL IOMUX

NAME	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	PAD DPU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE										100K PU
POR_B	src.POR_B	src.POR_B										100K PU
SNVS_PMIC_ON_REQ	snvs.pwr_wrapper.SNVS_WAKEUP_ALARM	snvs.pwr_wrapper.SNVS_WAKEUP_ALARM										100K PU
CCM_PMIC_STBY_REQ	ccm.pmic.STBY_REQ	ccm.pmic.STBY_REQ										100K PU
BOOT_MODE[0]	src.BOOT_MODE[0]	src.BOOT_MODE[0]										100K PU
SNVS_TAMPER0	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER1	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER2	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER3	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER4	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER5	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER6	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER7	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER8	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
SNVS_TAMPER9	snvs.pwr_wrapper.SNVS_TD1	snvs.pwr_wrapper.SNVS_TD1										100K PU
JTAG_MOD	src.JTAG_MOD	src.JTAG_MOD										100K PU
JTAG_TMS	src.JTAG_TMS	src.JTAG_TMS										100K PU
JTAG_TDO	src.JTAG_TDO	src.JTAG_TDO										100K PU
JTAG_TDI	src.JTAG_TDI	src.JTAG_TDI										100K PU
JTAG_TCK	src.JTAG_TCK	src.JTAG_TCK										100K PU
JTAG_TRST_B	src.JTAG_TRST_B	src.JTAG_TRST_B										100K PU
GPIO1_I005	gpio1.I005	gpio1.I005										100K PU
GPIO1_I001	gpio1.I001	gpio1.I001										100K PU
GPIO1_I002	gpio1.I002	gpio1.I002										100K PU
GPIO1_I003	gpio1.I003	gpio1.I003										100K PU
GPIO1_I004	gpio1.I004	gpio1.I004										100K PU
GPIO1_I006	gpio1.I006	gpio1.I006										100K PU
GPIO1_I007	gpio1.I007	gpio1.I007										100K PU
GPIO1_I008	gpio1.I008	gpio1.I008										100K PU
GPIO1_I009	gpio1.I009	gpio1.I009										100K PU
UART1_RXD	uart1.RXD	uart1.RXD										100K PU
UART1_CTS_B	uart1.CTS_B	uart1.CTS_B										100K PU
UART1_RTS	uart1.RTS	uart1.RTS										100K PU
UART2_TXD	uart2.TXD	uart2.TXD										100K PU
UART2_RXD	uart2.RXD	uart2.RXD										100K PU
UART2_CTS	uart2.CTS	uart2.CTS										100K PU
UART2_RTS	uart2.RTS	uart2.RTS										100K PU
UART3_TXD	uart3.TXD	uart3.TXD										100K PU
UART3_RXD	uart3.RXD	uart3.RXD										100K PU
UART3_CTS_B	uart3.CTS_B	uart3.CTS_B										100K PU
UART3_RTS	uart3.RTS	uart3.RTS										100K PU
UART4_TXD	uart4.TXD	uart4.TXD										100K PU
UART4_RXD	uart4.RXD	uart4.RXD										100K PU
ENET1_RXD0	enet1.RXD0	enet1.RXD0										100K PU
ENET1_CRS_DV	enet1.CRS_DV	enet1.CRS_DV										100K PU
ENET1_TXD1	enet1.TXD1	enet1.TXD1										100K PU
ENET1_TXD0	enet1.TXD0	enet1.TXD0										100K PU
ENET1_TXD2	enet1.TXD2	enet1.TXD2										100K PU
ENET1_TXD3	enet1.TXD3	enet1.TXD3										100K PU
ENET1_TXD4	enet1.TXD4	enet1.TXD4										100K PU
ENET1_TXD5	enet1.TXD5	enet1.TXD5										100K PU
ENET1_TXD6	enet1.TXD6	enet1.TXD6										100K PU
ENET1_TXD7	enet1.TXD7	enet1.TXD7										100K PU
ENET1_TXD8	enet1.TXD8	enet1.TXD8										100K PU
ENET1_TXD9	enet1.TXD9	enet1.TXD9										100K PU
ENET1_TXD10	enet1.TXD10	enet1.TXD10										100K PU
ENET1_TXD11	enet1.TXD11	enet1.TXD11										100K PU
ENET1_TXD12	enet1.TXD12	enet1.TXD12										100K PU
ENET1_TXD13	enet1.TXD13	enet1.TXD13										100K PU
ENET1_TXD14	enet1.TXD14	enet1.TXD14										100K PU
ENET1_TXD15	enet1.TXD15	enet1.TXD15										100K PU
ENET1_TXD16	enet1.TXD16	enet1.TXD16										100K PU
ENET1_TXD17	enet1.TXD17	enet1.TXD17										100K PU
ENET1_TXD18	enet1.TXD18	enet1.TXD18										100K PU
ENET1_TXD19	enet1.TXD19	enet1.TXD19										100K PU
ENET1_TXD20	enet1.TXD20	enet1.TXD20										100K PU
ENET1_TXD21	enet1.TXD21	enet1.TXD21										100K PU
ENET1_TXD22	enet1.TXD22	enet1.TXD22										100K PU
ENET1_TXD23	enet1.TXD23	enet1.TXD23										100K PU
ENET1_TXD24	enet1.TXD24	enet1.TXD24										100K PU
ENET1_TXD25	enet1.TXD25	enet1.TXD25										100K PU
ENET1_TXD26	enet1.TXD26	enet1.TXD26										100K PU
ENET1_TXD27	enet1.TXD27	enet1.TXD27										100K PU
ENET1_TXD28	enet1.TXD28	enet1.TXD28										100K PU
ENET1_TXD29	enet1.TXD29	enet1.TXD29										100K PU
ENET1_TXD30	enet1.TXD30	enet1.TXD30										100K PU
ENET1_TXD31	enet1.TXD31	enet1.TXD31										100K PU
ENET1_TXD32	enet1.TXD32	enet1.TXD32										100K PU
ENET1_TXD33	enet1.TXD33	enet1.TXD33										100K PU
ENET1_TXD34	enet1.TXD34	enet1.TXD34										100K PU
ENET1_TXD35	enet1.TXD35	enet1.TXD35										100K PU
ENET1_TXD36	enet1.TXD36	enet1.TXD36										100K PU
ENET1_TXD37	enet1.TXD37	enet1.TXD37										100K PU
ENET1_TXD38	enet1.TXD38	enet1.TXD38										100K PU
ENET1_TXD39	enet1.TXD39	enet1.TXD39										100K PU
ENET1_TXD40	enet1.TXD40	enet1.TXD40										100K PU
ENET1_TXD41	enet1.TXD41	enet1.TXD41										100K PU
ENET1_TXD42	enet1.TXD42	enet1.TXD42										100K PU
ENET1_TXD43	enet1.TXD43	enet1.TXD43										100K PU
ENET1_TXD44	enet1.TXD44	enet1.TXD44										100K PU
ENET1_TXD45	enet1.TXD45	enet1.TXD45										100K PU
ENET1_TXD46	enet1.TXD46	enet1.TXD46										100K PU
ENET1_TXD47	enet1.TXD47	enet1.TXD47										100K PU
ENET1_TXD48	enet1.TXD48	enet1.TXD48										100K PU
ENET1_TXD49	enet1.TXD49	enet1.TXD49										100K PU
ENET1_TXD50	enet1.TXD50	enet1.TXD50										100K PU
ENET1_TXD51	enet1.TXD51	enet1.TXD51										100K PU
ENET1_TXD52	enet1.TXD52	enet1.TXD52										100K PU
ENET1_TXD53	enet1.TXD53	enet1.TXD53										100K PU
ENET1_TXD54	enet1.TXD54	enet1.TXD54										100K PU
ENET1_TXD55	enet1.TXD55	enet1.TXD55										100K PU
ENET1_TXD56	enet1.TXD56	enet1.TXD56										100K PU
ENET1_TXD57	enet1.TXD57	enet1.TXD57										100K PU
ENET1_TXD58	enet1.TXD58	enet1.TXD58										100K PU
ENET1_TXD59	enet1.TXD59	enet1.TXD59										100K PU
ENET1_TXD60	enet1.TXD60	enet1.TXD60										100K PU
ENET1_TXD61	enet1.TXD61	enet1.TXD61										100K PU
ENET1_TXD62	enet1.TXD62	enet1.TXD62										100K PU
ENET1_TXD63	enet1.TXD63	enet1.TXD63										100K PU
ENET1_TXD64	enet1.TXD64	enet1.TXD64										100K PU
ENET1_TXD65	enet1.TXD65	enet1.TXD65										100K PU
ENET1_TXD66	enet1.TXD66	enet1.TXD66										100K PU
ENET1_TXD67	enet1.TXD67	enet1.TXD67										100K PU
ENET1_TXD68	enet1.TXD68	enet1.TXD68										100K PU
ENET1_TXD69	enet1.TXD69	enet1.TXD69										100K PU
ENET1_TXD70	enet1.TXD70	enet1.TXD70										100K PU
ENET1_TXD71	enet1.TXD71	enet1.TXD71										100K PU
ENET1_TXD72	enet1.TXD72	enet1.TXD72										100K PU
ENET1_TXD73	enet1.TXD73	enet1.TXD73										100K PU
ENET1_TXD74	enet1.TXD74	enet1.TXD74										100K PU
ENET1_TXD75	enet1.TXD75	enet1.TXD75										100K PU
ENET1_TXD76	enet1.TXD76	enet1.TXD76										100K PU
ENET1_TXD77	enet1.TXD77	enet1.TXD77										100K PU
ENET1_TXD78	enet1.TXD78	enet1.TXD78										100K PU
ENET1_TXD79	enet1.TXD79	enet1.TXD79										100K PU
ENET1_TXD80	enet1.TXD80	enet1.TXD80										100K PU
ENET1_TXD81	enet1.TXD81	enet1.TXD81										100K PU
ENET1_TXD82	enet1.TXD82	enet1.TXD82										100K PU
ENET1_TXD83	enet1.TXD83	enet1.TXD83										100K PU
ENET1_TXD84	enet1.TXD84	enet1.TXD84										100K PU
ENET1_TXD85	enet1.TXD85	enet1.TXD85										100K PU
ENET1_TXD86	enet1.TXD86	enet1.TXD86										100K PU
ENET1_TXD87	enet1.TXD87	enet1.TXD87										100K PU
ENET1_TXD88	enet1.TXD88	enet1.TXD88										100K PU
ENET1_TXD89	enet1.TXD89	enet1.TXD89										100K PU
ENET1_TXD90	enet1.TXD90	enet1.TXD90										100K PU
ENET1_TXD91	enet1.TXD91	enet1.TXD91										100K PU
ENET1_TXD92	enet1.TXD92	enet1.TXD92										100K PU
ENET1_TXD93	enet1.TXD93	enet1.TXD93										100K PU
ENET1_TXD94	enet1.TXD94	enet1.TXD94										100K PU
ENET1_TXD95	enet1.TXD95	enet1.TXD95										100K PU
ENET1_TXD96	enet1.TXD96	enet1.TXD96										100K PU
ENET1_TXD97	enet1.TXD97	enet1.TXD97										100K PU
ENET1_TXD98	enet1.TXD98	enet1.TXD98										100K PU
ENET1_TXD99	enet1.TXD99	enet1.TXD99										100K PU
ENET1_TXD100	enet1.TXD100	enet1.TXD100										100K PU
ENET1_TXD101	enet1.TXD101	enet1.TXD101										100K PU
ENET1_TXD102	enet1.TXD102	enet1.TXD102</										



ICAP Classification: CP: ___ IUQ: X PUB: ___

Drawing Title: **MCIMX6ULL-CM**

Page Title: IOMUX

Size	Document Number
------	-----------------

C	SCH-29364 PDF: SPF-29364
---	--------------------------

Date:	Thursday, October 26, 2023	Sheet	13	of
-------	----------------------------	-------	----	----