# MCIMX6ULL-CM

#### Table of Content

	oj content
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

### Schematics DevBoard


#### **Revision History**


Rev. Code	Date	Ву	Description
А	2016-07-22	Yizhou	Compare to i.MX 6UL EVK C3  1 Change U101 CPU part number to MCIMX6Y2DVM05AA  2 Change DDR part number to MT41K256M16TW-107:P  3 Change QSPI flash part number to MT25QL256ABA1EW9  4 Remove EVMSIM
A1	25-May-2018	Marek B.	U101 updated to MCIMX6Y2DVM09AB
В	15-Sept-2022	Annanya Gupta	1. J301 is updated to 472192001 Molex     2. Y501 is updated to TSX-3225 24.000MF15X-AC3     3. U702, U706 is updated to AP3401KTTR-G1     4. SW602 is updated to 1571983-1     5. D701,702,705 is updated to RB521S30T1G
B1	13-Oct-2023	Silong Ren	Update the Block Diagram

- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
  \_B Denotes Active-Low Signal
  <> or [] Denotes Vectored Signals


5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

N	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598									
his document contains inf	ormation p	roprietary to N	IXP and sh	all not l	be used for e	naineerin	a desia	ın.		
rocurement or manufactur	e in whole	or in part with	out the ext	ress w	ritten nermis	sion of N	(P Sen	nicond	uctors	
TOUR OF THE TOUR		or an point man	out are exp		muon punno				uotoru.	
			Classificati	on:	CP:		UO:	х	PUBI:	
Designer:	Drawing	Title:								
<designer></designer>	_	M	CIMX	6UI	L-CM					
Drawn by:	Page Ti	ile:								
<drawnbv></drawnbv>		Tie	ha and	Day.	History					
,			ue anu	IVEA	i iistoi y					
Approved:	Size	Document I	Number							Rev
<approver></approver>	c			SCH-	29364 PDF:	SPF-293	54			B1
	Date:	Thursday,	October 26	, 2023		Sheet	1	of	13	•






## i.MX6ULL PWR








## DDR3/LvDDR3


















NP									
ICAP C		CP:	IUO:	х	PUB	:			
Diamin		IX6UL	L-CM						
Page Ti	itle: FLASH	ı							
Size C									
Date:	Thursday, Octobe	r 26. 2023		Sheet	6	of	13	_	





			'						
FUSE MA	$\mathbf{4P} \stackrel{$	SPI BOOT> 0/1	0/1	1	0	0	0	0	
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]	# NAND MT29F32G08CBACA PMODELLOL POOT TYPE
QSPI	0	0	0	1	Reserved		DDRSMP: "000" : Default		# IVAIU IVI I 272 CUOLDACA  1 page = (4f. + 226 bytes) 1 page = (16f. + 226 bytes) 1 page = (1024f. + 560f) bytes + 2068 1 plane = (1024f. + 560f) bytes + 2048 00 Boot From Fuses
							"001-111"		= 17,28Mb 01 Serial Downloader
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved	Boot Configuration  10 Internal Boot (Development) Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved	boot conjiguration
SD/eSD				Fast Boot:	SD/SDXI 00 - Nor	C Speed rmal/SDR12	SD Power Cycle Enable	SD Loopback Clock Source Sel(for SDR50 and SDR104	DCDC_3V3 VDD_sNVs_IN
3D/e3D	0	1	0	0 - Regular 1 - Fast Boot	01 - Hig 10 - SDR 11 - SDR	mal/SDR12 h/SDR25 150 R104	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)  ED Power Cycle	0" - through SD pad "1" - direct	
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	SD Loopback Clock Source Sel(for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	
NAND	1	BT_TOGGLEMODE	Pages Ir. 00 - 128 01 - 64 10 - 32	Block:	Nand N 00 - 1 01 - 2 10 - 4 11 - Rec	umber Of Devices:	Nand Row_4 00 - 3 01 - 2 10 - 4 11 - 5	ddress_bytes:	로리와로의로의 회의로로의의로 <sup>주도(프</sup> 리트로) <sup>2</sup> 물임물을입물을 임물을 임물을
	0	0	0	0	1	0	0	0	
TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]	
QSPI	Reserved	HSPHS: Half Speed Phase Selection D: select sampling at non-inverted cla D: select sampling at inverted clack	HSDLY: Half Speed Delay selection tk 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 7 : select sampling at non-inverted clack 2: select sampling at inverted clack	FSDLY: Full Speed Delay selection St one clock delay 1: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	9,9,9
WEIM	Muxing 00 - A/D	Scheme:	OneNan	d Page Size:	Reserved	Boot Frequencies	Reserved	Reserved	
	01 - A+E 10 - A+E 11- Rese	DL erved	01 - 2KE 10 - 4KE 11 - Res	erved	Neserveu	0 - 500 / 400 MHz 1 - 250 / 200 MHz Boot Frequencies	Neserveu	neserveu	
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved	90 (100R) BOOT MODED (800T MODE) 70 (100R) BOOT MODED (800T MODE)
SD/eSD	SD Calib '00' - 1 TBD	bration Step	Bus Width: 0 - 1-bit 1 - 4-bit	Port 1 00 - e 01 - e 10 - R 11 - R	ielect: SDHC1 SDHC2 leserved leserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	R831   10K   BT CF61(0)   LCD DATA(0   R822   10K   NBP   BT CF61(1)   LCD DATA(28.0)   R823   NBC   BT CF61(1)   LCD DATA(28.0)   BT CF61(1)   BT CF61(1)   BT CF61(1)   BT CF61(1)   B
MMC/eMMC		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit		Port 5 00 - e 01 - e	ielect: SDHC1 SDHC2 leserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	R836 10K 8I CF616 LCD DATAS R837 10K 8I CF616 LCD DATAS LCD DATAS
		101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.		11 - 8	leserved				1990
NAND	'000' - 1 '001' - 1 '010' - 2	Mode 33MHz Preamble Delay, Re 6 GPMICLK cycles. GPMICLK cycles. GPMICLK cycles.	ad Latency:	8001 00 - 2 01 - 2 10 - 4 11 - 8	_SEARCH_COUNT:	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time '0' - 12ms '1' - 22ms (LBA Nand)	Reserved	R639
	'100' - 4 '101' - 5 '110' - 6	GPMICLK cycles. GPMICLK cycles. GPMICLK cycles. GPMICLK cycles. GPMICLK cycles.		11 - 8					R644   19K   BT CFG2 5   LCD DATA13   R646   19K   BT CFG2 5   LCD DATA14   R646   19K   BT CFG2 5   LCD DATA14   R646   19K   BT CFG2 5   LCD DATA14   R646   19K   BT CFG2 5   LCD DATA15   R646   R6
	'111' - 7	GPMICLK cycles.							R647
	0	0	0	0	0	0	0	0	R649 10K BI CFG/I/2 LCD DATA/18 R850 10K BI CFG/I/3 LCD DATA/19 R950 10K BI CFG/I/4 ICD DATA/19
TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]	
0x450	Infinit-Loop (Debug USE only) 0 - Disable 1- Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS selec 00 - CSA 01 - CSA 10 - CSA 11 - CSA	#2	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved		· ·
0x460	L2_HW_INVALIDATE _DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2		DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved	<u></u>
0x460			1		DDR3 config options)	l		l	च्च GND
0x460	JTAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved	
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/MMC	
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V	Reserved	Disable SDMMC Manufacture mode 0 - Enable	L1 I-Cache DISABLE	BT MMU DISABLE	1 - Enable DLL for SD/Emmc Override Pad Settings (using PAD_SETTINGS value)	
0x470	Reserved for unexpected	eMMC 4.4 - RESET TO PRE-IDLE STATE	0 - 3.3V 1 - 1 8V Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	U - ENABLE  1 - Disable  ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD DS_SET_GPR1_16 0 - Set 1 - Don't set	USDHC_IOMUX_SION_BIT_ENAI 0 - Disable 1 - Enable		
0x470	requirements  USDHC_CMD_DE_PRE_EN (SD/MMC debug)	LPB_BOOT (G '00'- LPB Disc '01'- 1 GPIO	ore / DDR- Bus) able (def freq)	BT_LPB_POLARITY	1 - ZZK puliup	POWER_MNG_	CFG (LDO's DCDC's)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	'10' - Div by2 '11' - Div by 4  MMC_DLL_	DLY[6:0]	(GPIO polarity)		(Reserved - NO			
		beity targe	s, joi <i>suy eminic DEL,</i> IL	о зиче то	a anger delay or over	noot target dela	ny depends on DLL Overn	SE JOSE DIE VUIUE.	ICAP Classification: CP: IUC: X PUBL: Drawing Title:  MCIMX SULL-CM  Page Title: BOOT CFG  Size Document Number C





### **NOTE:**

All pins using ~reset as harden :

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done ( this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after rese	t deneipt_jta_active> PAD	0 in real silicon
		(note: sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en\_system\_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs\_hp.snvs\_sec\_vio\_in\_5\_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon )

### **DNP TABLE:**

REF DES	ASSY OPT	PAGE NAME
C227.C228	DNP	C-02 LyDDR3
R308,R311,R312,U301A,U301B, U302	DNP	C-03 eMMC/NAND/TF/QSPI
C414,C420,C421,C422,C423,R405	DNP	C-04 CPU PERI1
C503,Q501,R501,R508,R513, R515,R517,R519,R520,Y503	DNP	C-05 CPU PERI2
R601,R602,R603,R604,R605, R606,R607,R608,R609,R610, R611,R612,R614,R615,R616, R621,R622,R627,R628,R629, R630,R632,R635,R642,R655,R656	DNP	C-06 BOOT CFG
C743,C744,C745,C746,C747, C819,C820,D701,R702,R703, R704,R705,R714,R716,R727, R731,R758	DNP	C-07 PWR MGR
C807,C814	DNP	C-08 SODIMM



i.MX6ULL IOMUX

NAME Do	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	PAD DFU
PORT	DATE OF MODE  TO THE STATE OF T	tou TEST MODE  STR. ROS B  STR. RESET B  STR	gpt2.CLK gpt2.CLK gpt2.CAPTIRE1 gpt2.CAPTIRE2 gpt2.COMPARE1 gpt2.COMPARE1 gpt2.COMPARE1 gpt2.COMPARE1 gpt2.COMPARE1 gpt2.COMPARE1 gpt2.COMPARE2 gpt2.COMPARE3 gpt2.COMPARE	spdif, OUT sai2, MCLS WICE sai2, MCLS WICE sai2, LY, BCLK sai2, LY, SWC sai2, LY, S	anatop.ENET_REF_CLK_25M cm.CK012 cm.OUT01 cm.OUT01 cm.OUT01 cm.OUT01 anatop.ENET_REF_CLK2 ana	ccm.PMIC_RDY ccm.WAIT ccm.WAIT ccm.WAIT pwm6.OUT pwm6.OUT pmm6.EET mg6.EET B usdhc1.ED B usdhc1.ED B usdhc2.WFLEET gm6.EET B usdhc2.WFLEET gm1.COMPARE3 gm1.COMPARE4 gm1.COMPARE5 gm1.COMPAR	9865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 19865.100 101 101 101 101 101 101 101 101 101	sdma_EXT_EVENT[0] sdma_EXT_EVENT[1] sdma_EXT_EVENT[1] sdma_EXT_EVENT[1] mds_LEFT mds	src. SYSTEM. RESET src.EARLY, RESET src.EARLY, RESET src.EARLY, RESET src.EARLY, RESET src.TESTER, MAC crom, RLL, Swp com, RESET src.TESTER, MAC crom, RLL, Swp com, RESET src.EARLY, RESET src.E	epit1.OUT epit2.OUT epit2.OUT epit2.OUT wdog3.WDOG_B wdog1.WDOG_B useri.FX useri.CTS_B useri.TX useri.CTS_B useri.TX useri.CTS_B useri.TX useri.CTS_B useri.TX useri.CTS_B useri.TX useri.CTS_B useri.TX useri.CTS_B useri.CTS	uart5.TX uart5.TX uart5.TX uart5.TS B uart5.RTS_B uart	100K PO 100K P

NXP					
ICAP Classification: CP: Drawing Title:	6ULL-CN	o: x A	PUBI:	_	
Page Title:					
Size Document Number C	SCH-29364 PDF: SPF-29364				Rev B1
Date: Thursday, October 26,	2023	Sheet	13 o	f 13	