

1) COA 95 the study of Potence workings.
Structuring & implementation of computer
system.

> computer Organization > It refers to the operational unit & their interation that realize the architectural specification.

of @ control Signed wed.

Memory technology wed.

Sompular Architecture -) It refers to those atthough a system that have a direct malors of Rogram of Rogram of the Daylor see which and the southern set to separate on the southern see the south the south to separate on the sea to the sea to

data

3 AxB+Ax(B*D+C*E)

= 4x8+ 4x (BD* + CE*)

= 4*B+ 4* (BD* (Ex+)

= 4Bx + 4BDx CEx+x

= UB* UBD* (Ex++++

3 The arbritadion is a mechanism which decides the selection of current moster to access the bus.

Among several units that are connected to same bus a showed bus, it may happen that more than I writ may nequest to access the bus a same time. In such situation access to the bus a same time. In such situation access to the bus a given to the master handy highest propriet. The 3 given mechanism commanly used for this are:

1 Daisy Charleng (1) (1) Paullel Arbritration

and Independent prophy

The survey organizations.

The survey organizations.

The survey organizations.


Es Seven refisters are used for general purpose, the OOP of coch refister is connected to two multiplexer (MUXS) SIP

in a Three select Mres are used to select any of the seven registers & the contents of the 1Ps of solected registers are supplied to the IPs of

The busses A & B are used to form the 91P to the common ALL)

The openation to be performed to selected in the AW & is determined by the with metic or lossed micro-openation by wing function or lossed micro-openation by wing function select lines

The result of the micro-operation is available to so of data and also goes into the IIP of all the registers.



gield contains the effective address of

operand: EA = A where,

EA = Actual address of the location

EA = Actual address of the location

containing the referenced operand

A = contents of the address field in the

Instruction Instruction Memory
Openad

(ii) Displacement Addressing => A very paceful mode of addressing combines the valuability of direct addressing & sepister indirect addressing & sepister indirect addressing & round by a vacify of addressing upon the contents of names depending upon the contents of rounds depending upon the contents of its use but the basic mechanism is the its use but the basic mechanism is the same. Displacement addressing requires that

the Prestruction have two address fields,
alleast one of which is explicit.

Instruction

IR IA

Memory

Registers

Relative Addressin. It means that the nex

Relative Addressing: It means that the next instruction to be carried out is an offset number of Josephons away, relative to the address of the current instruction.

Consider this bit of previde code.

-> Jump + 3 8f accumulator == 2


> Code executed of accumulator 95 NOT=2


> Jump + 5

- acc:

In the case, the 1st Mire of case is checking to see if the occumulator has the value of I then the next instruction is 3 line away

Restrict indirect made: - Register indirect made of the short addressing. The






Deathed made: In this mode, the operands are specified implicatly in the definition of the instructions instruction. All negligible seference instructions that use an accumulator are implied made instruction. Zero address instruction in a stack-organized computer are implied, and stack-organized computer are implied, made instruction since the operands are implied in made instruction since the operands are implied to be on top of the stack.

Instruction Implicit

(i) I mnedlate made: In this made, the openand is specified in the Protruction 9+self The

operand field contains the actual operand to be used in conjunction with the operation specified in the instruction and Instruction [Toperand]

A process must have three functioned unit to be what we coul a computer. A unit that perform all operation on data. A unit that which remains the data. A unit when which sequence the operation by ALV. "Process organization" is a term describing how these three elements are implemented to accomplish a taken of the process of the complete of the process of the p



(Processor Organization)

The major structural component of CPU 8 Control Unit > Control the operation of CPU 8 penco tho comb. @ ALUG -> Perform computer data processing function. (iii) Register > Provide storage Internal to the CPU (CPU -> Interconnection, communication altering the control unit, ALD & registers. Resphered CAD, mm, [computer] System Interconnection, Communication Register, Internal (A) Interconnection, IIO, CPU, system momory ALU, LU Sequential logic, Royister decodes of W, Structure