

ASSIGNMENT-1

Divyashree Ag.
IInd Year
CS

COMPUTER ARCHITECTURE & ORGANISATION

Ques-1 What is Computer Organisation & Management Architecture?

Computer Organization and architecture is the study of internal working, structure and implementation of computer system. Computer Organization refers to the operational unit and their interconnection that realize the architectural specification.

eg

- control signal
- memory technology used.

Computer Architecture refers those attributes of a system that have a direct impact on the logical execution of program.

eg

- the instruction set
- no. of bits used to represent various data

Ques-2 Discuss bus arbitration in detail.

In arbitration process service all processor request as the basic priority in hardware bus priority means the technique which can establish by requesting control signal. Bus arbitration is process for acknowledgement of priority between system bus and processor or peripheral devices.

There are two type of bus.

- Centralised or Serial Arbitration.
- Distributed or Parallel Arbitration.

CENTRALISED ARBITRATION:





Fig - Serial Arbitration
 $P_i \rightarrow$ Priority input
 $P_o \rightarrow$ Priority output




Process Organisation is a term describing how those elements are interconnected and how they interconnect to the above dir, show the serial arbitration, also called daisy chain method. In the diagram, there are four processes P_1, P_2, P_3 & P_4 in series, which are also connected to system bus. The priority is fixed for every process. In this diagram, P_1 has highest priority and P_4 has lowest priority. There are 2 types of signals put on every process.

P_i and P_0 , P_i for is connected to logic 1 and P_0 for each process is connected to the P_i for further process.

PARALLEL ARBITRATION: In parallel bus arbitration technique use an external method encode and decoder (Priority decoder) each bus arbiter in the Parallel scheme has a bus request output line and bus acknowledge input line.


Each arbiter enable the request line when its processor is requesting access to the system bus. The processor take control of the bus if its acknowledge input line is enable.



Ques? Explain Process Organisation.

A processor must have three functional unit to be what we call a computer. A unit that perform ALU operation on data. A unit that which remembers the data (memory). A unit which sequence the operation by ALU (control unit)

③ "Processor Organisation" is a term describing how these three elements are implemented and how they interconnect to accomplish these task



(PROCESSOR ORGANISATION)

The major structural component of ~~the~~ CPU.


① Control unit: control the operation of CPU & hence the comp.

② ALU: Performs complex data Processing Function.


③ Register: provide storage internal to the CPU.

④ CPU interconnection: communication among the control unit, ALU, & Register




Peripherals



communication lines



CONTROL UNIT
STRUCTURE




Ques-4 What is stack & how registers are organised using stack?

A stack is a storage structure that store the info in such a way that the ~~last~~ last info stored retrieve first (LIFO)


- It is useful feature included in CPU
- Item stored first is the last to be retrieve
- two operation, push (insert to stack) and pop (delete from stack)
- Register that hold the address of the stack called stack pointer (SP)

Full = 1
when stack is full
↓
[full]

Empty = 1
when stack is empty
↓
[empty]




In register stack we insert the digit 10, 20, 30 and the initial index of stack is empty. In register stack it store the register except initial box of stack is always empty




Ques-5 What is addressing mode? Explain diff- rent type, with diagram.

The different kind of ways, the Programmer can refer to data stored in memory is known as addressing mode. Most common addressing mode are :-


1) Immediate




2) Direct




② Indirect




④ Register



⑤ Register indirect




⑥ Displacement



A → content of an address field in the instruction.

R → content of an address field in the instruction that refers to a register.

⑦ ~~Register~~ stack



Ques Evaluate this expression using zero address instruction set
 $(156 * 25) + [20 * (25 + 20)]$

Push 156	TOS \leftarrow 156
Push 25	TOS \leftarrow 25
MUL	TOS $\leftarrow 156 * 25 = 3900$
PUSH 30	TOS \leftarrow 30
Push 25	TOS \leftarrow 25
Push 20	TOS \leftarrow 20
Add	TOS \leftarrow 55
MUL	TOS $\leftarrow 55 * 30 = 1650$
Add	TOS $\leftarrow 1650 + 3900$

Ans = 5550