Freescale Semiconductor

MPX5010 Rev 12, 09/2009

Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated

The MPxx5010 series piezoresistive transducers are state-of-the-art monolithic silicon pressure sensors designed for a wide range of applications, but particularly those employing a microcontroller or microprocessor with A/D inputs. This transducer combines advanced micromachining techniques, thin-film metallization, and bipolar processing to provide an accurate, high level analog output signal that is proportional to the applied pressure. The axial port has been modified to accommodate industrial grade tubing.

Features

- 5.0% Maximum Error over 0° to 85°C
- · Ideally Suited for Microprocessor or Microcontroller-Based Systems
- Durable Epoxy Unibody and Thermoplastic (PPS) Surface Mount Package
- Temperature Compensated over -40° to +125°C
- · Patented Silicon Shear Stress Strain Gauge
- · Available in Differential and Gauge Configurations
- · Available in Surface Mount (SMT) or Through-hole (DIP) Configurations

MPX5010 MPXV5010 MPVZ5010 Series

0 to 10 kPa (0 to 1.45 psi) (0 to 1019.78 mm H₂O) 0.2 to 4.7 V Output

Application Examples

- Hospital Beds
- HVAC
- Respiratory Systems
- · Process Control
- Washing Machine Water Level Measurement (Reference AN1950)
- Ideally Suited for Microprocessor or Microcontroller-Based Systems
- Appliance Liquid Level and Pressure Measurement

ORDERING INFORMATION								
Device Name	Case No.	# of Ports			Pressure Type		Device	
		None	Single	Dual	Gauge	Differential	Absolute	Marking
Unibody Package (MP	X5010 Series)							
MPX5010DP	867C			•		•		MPX5010DP
MPX5010GP	867B		•		•			MPX5010GP
MPX5010GS	867E		•		•			MPX5010D
MPX5010GSX	867F		•		•			MPX5010D
Small Outline Package	(MPXV5010 S	eries)			•	•	•	
MPXV5010DP	1351			•		•		MPXV5010DP
MPXV5010G6U	482	•			•			MPXV5010G
MPXV5010GC6T1	482A		•		•			MPXV5010G
MPXV5010GC6U	482A		•		•			MPXV5010G
MPXV5010GC7U	482C		•		•			MPXV5010G
MPXV5010GP	1369		•		•			MPXV5010GP
Small Outline Package	e (Media Resist	ant Gel) (N	MPVZ5010 S	Series)				
MPVZ5010G6U	482	•			•			MPVZ5010G
MPVZ5010G6T1	482	•			•			MPVZ5010G
MPVZ5010G7U	482B	•			•			MPVZ5010G
MPVZ5010GW6U	1735		•		•			MZ5010GW
MPVZ5010GW7U	1560		•		•			MZ5010GW



SMALL OUTLINE PACKAGES SURFACE MOUNT



MPXV5010GC6U/C6T1 CASE 482A-01



MPXV5010G6U, MPVZ5010G6U/T1 CASE 482-01



MPXV5010DP CASE 1351-01



MPXV5010GP CASE 1369-01



MPVZ5010GW6U CASE 1735-01

SMALL OUTLINE PACKAGES THROUGH-HOLE



MPVZ5010G7U CASE 482B-03



MPXV5010GC7U CASE 482C-03



MPVZ5010GW7U CASE 1560-02

UNIBODY PACKAGES



MPX5010GP CASE 867B-04



MPX5010DP CASE 867C-05



MPX5010GS CASE 867E-03



MPX5010GSX CASE 867F-03

Operating Characteristics

Table 1. Operating Characteristics ($V_S = 5.0 \text{ Vdc}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted, P1 > P2. Decoupling circuit shown in Figure 3 required to meet specification.)

Characteristic		Symbol	Min	Тур	Max	Unit
Pressure Range		P _{OP}	0	_	10 1019.78	kPa mm H ₂ O
Supply Voltage ⁽¹⁾		Vs	4.75	5.0	5.25	Vdc
Supply Current		Io	_	5.0	10	mAdc
Minimum Pressure Offset ⁽²⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{off}	0	0.2	0.425	Vdc
Full Scale Output ⁽³⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSO}	4.475	4.7	4.925	Vdc
Full Scale Span ⁽⁴⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSS}	4.275	4.5	4.725	Vdc
Accuracy ⁽⁵⁾	(0 to 85°C)	_	_	_	±5.0	%V _{FSS}
Sensitivity		V/P	_	450 4.413	_	mV/mm mV/mm H ₂ O
Response Time ⁽⁶⁾		t _R	_	1.0	_	ms
Output Source Current at Full Scale Output		I _{O+}	_	0.1	_	mAdc
Warm-Up Time ⁽⁷⁾		_	_	20	_	ms
Offset Stability ⁽⁸⁾		_		±0.5		%V _{FSS}

- 1. Device is ratiometric within this specified excitation range.
- 2. Offset (V_{off}) is defined as the output voltage at the minimum rated pressure.
- 3. Full Scale Output (V_{FSO}) is defined as the output voltage at the maximum or full rated pressure.
- 4. Full Scale Span (V_{FSS}) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
- 5. Accuracy (error budget) consists of the following:
 - Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.

Temperature Hysteresis:Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied.

Pressure Hysteresis:Output deviation at any pressure within the specified range, when this pressure is cycled to and from the minimum or maximum rated pressure, at 25°C.

TcSpan: Output deviation over the temperature range of 0° to 85°C, relative to 25°C.

TcOffset:Output deviation with minimum rated pressure applied, over the temperature range of 0° to 85°C, relative to 25°C.

 $Variation \ from \ Nominal: The \ variation \ from \ nominal \ values, for \ Offset \ or \ Full \ Scale \ Span, \ as \ a \ percent \ of \ V_{FSS}, \ at \ 25^{\circ}C.$

- 6. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 7. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the Pressure has been stabilized.
- 8. Offset Stability is the product's output deviation when subjected to 1000 hours of Pulsed Pressure, Temperature Cycling with Bias Test.

Maximum Ratings

Table 2. Maximum Ratings⁽¹⁾

Rating	Symbol	Value	Unit
Maximum Pressure (P1 > P2)	P _{max}	40	kPa
Storage Temperature	T _{stg}	-40 to +125	°C
Operating Temperature	T _A	-40 to +125	°C

^{1.} Exposure beyond the specified limits may cause permanent damage or degradation to the device.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully Integrated Pressure Sensor Schematic

ON-CHIP TEMPERATURE COMPENSATION AND CALIBRATION

The performance over temperature is achieved by integrating the shear-stress strain gauge, temperature compensation, calibration and signal conditioning circuitry onto a single monolithic chip.

Figure 3 illustrates the Differential or Gauge configuration in the basic chip carrier (Case 482). A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm.

The MPxx5010G series pressure sensor operating characteristics, and internal reliability and qualification tests are based on use of dry air as the pressure media. Media,

other than dry air, may have adverse effects on sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.

Figure 4 shows the recommended decoupling circuit for interfacing the integrated sensor to the A/D input of a microprocessor or microcontroller. Proper decoupling of the power supply is recommended.

Figure 5 shows the sensor output signal relative to pressure input. Typical, minimum, and maximum output curves are shown for operation over a temperature range of 0° to 85°C using the decoupling circuit shown in Figure 4. The output will saturate outside of the specified pressure range.




Figure 2. Cross-Sectional Diagram SOP (not to scale)

Figure 3. Recommended Power Supply Decoupling and Output Filtering

(For additional output filtering, please refer to Application Note AN1646.)





Figure 4. Output vs. Pressure Differential


Pressure

- Transfer Function

Nominal Transfer Value: $V_{out} = V_S x (0.09 x P + 0.04)$ \pm (Pressure Error x Temp. Factor x 0.09 x V_S)

 $V_S = 5.0 V \pm 0.25 Vdc$





PRESSURE (P1)/VACUUM (P2) SIDE IDENTIFICATION TABLE

Freescale designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing fluorosilicone gel which protects the die from harsh media. The MPX pressure

sensor is designed to operate with positive differential pressure applied, P1 > P2.

The Pressure (P1) side may be identified by using the table below:

Part Number	Case Type	Pressure (P1) Side Identifier
MPX5010DP	867C	Side with Part Marking
MPX5010GP	867B	Side with Port Attached
MPX5010GS	867E	Side with Port Attached
MPX5010GSX	867F	Side with Port Attached
MPXV5010G6U	482	Stainless Steel Cap
MPXV5010GC6U/6T1	482A	Side with Port Attached
MPXV5010GC7U	482C	Side with Port Attached
MPXV5010GP	1369	Side with Port Attached
MPXV5010DP	1351	Side with Part Marking
MPVZ5010G6U/6T1	482	Stainless Steel Cap
MPVZ5010G7U	482B	Stainless Steel Cap
MPVZ5010GW6U	1735	Vertical Port Attached
MPVZ5010GW7U	1560	Vertical Port Attached

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the surface mount packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct

footprint, the packages will self align when subjected to a solder reflow process. It is always recommended to design boards with a solder mask layer to avoid bridging and shorting between solder pads.





Figure 5. SOP Footprint (Case 482)




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.212	0.230	5.38	5.84
D	0.038	0.042	0.96	1.07
G	0.100	BSC	2.54 BSC	
Н	0.002	0.010	0.05	0.25
J	0.009	0.011	0.23	0.28
K	0.061	0.071	1.55	1.80
М	0°	7°	0°	7°
N	0.405	0.415	10.29	10.54
S	0.709	0.725	18.01	18.41

CASE 482-01 ISSUE 0 SMALL OUTLINE PACKAGE

∠PIN 1 IDENTIFIER

SEATING PLANE



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.


 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).

 5. ALL VERTICAL SURFACES 5° TYPICAL DRAFT.

		HES	MILLIM	IETERS
DIM	MIN	MIN MAX		MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.500	0.520	12.70	13.21
D	0.038	0.042	0.96	1.07
G	0.100 BSC		2.54 BSC	
н	0.002	0.010	0.05	0.25
J	0.009	0.011	0.23	0.28
K	0.061	0.071	1.55	1.80
М	00	7°	0 °	7 °
N	0.444	0.448	11.28	11.38
S	0.709	0.725	18.01	18.41
٧	0.245	0.255	6.22	6.48
W	0.115	0.125	2.92	3.17

CASE 482A-0 ISSUE A SMALL OUTLINE PACKAGE



NOTES:

- ES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).

 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

 6. DIMENSION S TO CENTER OF LEAD WHEN FORMED PARALLEL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.210	0.220	5.33	5.59
D	0.026	0.034	0.66	0.864
G	0.100	BSC	2.54 BSC	
J	0.009	0.011	0.23	0.28
K	0.100	0.120	2.54	3.05
M	0°	15°	0°	15°
N	0.405	0.415	10.29	10.54
S	0.540	0.560	13.72	14.22


CASE 482B-03 ISSUE B SMALL OUTLINE PACKAGE



CASE 482C-03 ISSUE B SMALL OUTLINE PACKAGE

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 5. ALL VERTICAL SURFACES 5° TYPICAL DRAFT.
 6. DIMENSION S TO CENTER OF LEAD WHEN FORMED PARALLEL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.500	0.520	12.70	13.21
D	0.026	0.034	0.66	0.864
G	0.100	BSC	2.54 BSC	
J	0.009	0.011	0.23	0.28
K	0.100	0.120	2.54	3.05
M	0°	15 °	0 °	15 °
N	0.444	0.448	11.28	11.38
S	0.540	0.560	13.72	14.22
٧	0.245	0.255	6.22	6.48
W	0.115	0.125	2.92	3.17



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION –A IS INCLUSIVE OF THE MOLD STOP RING. MOLD STOP RING NOT TO EXCEED 16.00 (0.630).

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.595	0.630	15.11	16.00
В	0.514	0.534	13.06	13.56
С	0.200	0.220	5.08	5.59
D	0.027	0.033	0.68	0.84
F	0.048	0.064	1.22	1.63
G	0.100	BSC	2.54 BSC	
J	0.014	0.016	0.36	0.40
٦	0.695	0.725	17.65	18.42
M	30°	NOM	30°NOM	
N	0.475	0.495	12.07	12.57
R	0.430	0.450	10.92	11.43
S	0.090	0.105	2.29	2.66

- STYLE 1:
 PIN 1. VOUT
 2. GROUND
 3. VCC
 4. V1
 5. V2
 6. VEX
- STYLE 2: PIN 1. OPEN 1. OPEN
 2. GROUND
 3. -VOUT
 4. VSUPPLY
 5. +VOUT
 6. OPEN
- STYLE 3:
 PIN 1. OPEN
 2. GROUND
 3. +VOUT
 4. +VSUPPLY
 5. -VOUT
 6. OPEN

CASE 867-08 ISSUE N UNIBODY PACKAGE




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.080	1.120	27.43	28.45	
В	0.740	0.760	18.80	19.30	
С	0.630	0.650	16.00	16.51	
D	0.027	0.033	0.68	0.84	
Е	0.160	0.180	4.06	4.57	
F	0.048	0.064	1.22	1.63	
G	0.100	BSC	2.54 BSC		
J	0.014	0.016	0.36	0.41	
K	0.220	0.240	5.59	6.10	
N	0.070	0.080	1.78	2.03	
Р	0.150	0.160	3.81	4.06	
Q	0.150	0.160	3.81	4.06	
R	0.440	0.460	11.18	11.68	
S	0.695	0.725	17.65	18.42	
U	0.840	0.860	21.34	21.84	
٧	0.182	0.194	4.62	4.93	

STYLE 1:
PIN 1. Vout
2. GROUND
3. Vcc
4. V1
5. V2
6. Vex

CASE 867F-03 ISSUE D UNIBODY PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE:		DOCUMENT NO	l: 98ASB42796B	REV: G
SENSOR, 6 LEAD UNIBO	CASE NUMBER	8: 867B-04	28 JUL 2005	
AP & GP 01ASB09	STANDARD: NO	IN-JEDEC		

PAGE 1 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. 867B-01 THRU -3 OBSOLETE, NEW STANDARD 867B-04.


STYLE 1:

PIN 1: V OUT
2: GROUND
3: VCC
4: V1
5: V2
6: V EX

	MECHANICAL OUTLINE		PRINT VERSION NC	T TO SCALE
TITLE:		DOCUMENT NO	D: 98ASB42796B	REV: G
SENSOR, 6 LEAD UNIBO	CASE NUMBER	R: 867B-04	28 JUL 2005	
AP & GP 01ASB09	STANDARD: NO	DN-JEDEC		

PAGE 2 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	: 98ASA99255D	REV: A
8 LD SNSR, DUAL PORT	PORT	CASE NUMBER	2: 1351–01	27 JUL 2005
		STANDARD: NO	N-JEDEC	

PAGE 1 OF 2

CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS.


 MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 MAXIMUM.

STYLE 1:		STYLE 2:	
PIN 1:	GND	PIN 1: N	/C
PIN 2:	+Vout	PIN 2: V	s
PIN 3:		PIN 3: G	ND
PIN 4:	−Vout	PIN 4: V	out
PIN 5:	N/C	PIN 5: N	/C
PIN 6:	N/C	PIN 6: N	/C
PIN 7:	N/C	PIN 7: N	/C
PIN 8:	N/C	PIN 8: N	/C

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	: 98ASA99255D	REV: A
8 LD SNSR, DUAL	PORT	CASE NUMBER	2: 1351-01	27 JUL 2005
		STANDARD: NO	N-JEDEC	

PAGE 2 OF 2

CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DOCUMENT N	D: 98ASA99303D	REV: B
8 LD SOP, SIDE PC	ORT CASE NUMBER	R: 1369–01	24 MAY 2005
,	STANDARD: N	DN-JEDEC	

PAGE 1 OF 2

CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE

NOTES:


- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS.

 MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 (0.152) PER SIDE.
- $\underline{\cancel{\mbox{\mbox{Δ}}}}$ DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 (0.203) MAXIMUM.

	INC	HES	MIL	LIMETERS		I	NCHES	MI	MILLIMETERS	
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX	
Α	. 300	. 330	7. 11	7. 62	θ	0.	7°	0.	7°	
A1	. 002	. 010	0. 05	0. 25	-					
b	. 038	. 042	0. 96	1. 07	_					
D	. 465	. 485	11. 81	12. 32	-					
E	. 717	BSC	18	.21 BSC	_					
E1	. 465	. 485	11. 81	12. 32	-					
e	. 100	BSC	2.	54 BSC	-					
F	. 245	. 255	6. 22	6. 47	-					
K	. 120	. 130	3. 05	3. 30	-					
L	. 061	. 071	1. 55	1. 80	-					
М	. 270	. 290	6. 86	7. 36	-					
N	. 080	. 090	2. 03	2. 28	_					
P	. 009	. 011	0. 23	0. 28	-					
Т	. 115	. 125	2. 92	3. 17	-					
	FREESCALE SEM	ATCONDUCTOR	INC.	145011411504		T. T.IF	DDINE VED	O T ON N		
		TS RESERVED.		MECHANICA	L 00	ILINE	PRINI VER	210N NO	OT TO SCALE	
TITLE:				DOC	JMENT NO): 98ASA9930;	3D	REV: B		
8 LD SOP, SIDE PORT				CASE NUMBER: 1369-01 24 MAY 200			24 MAY 2005			
					STAI	NDARD: NO	N-JEDEC			

PAGE 2 OF 2


CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHAN	IICAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO	D: 98ASA10611D	REV: D
SO, 8 I/O, .420 X .420 PKC	CASE NUMBER	R: 1560–03	25 FEB 2009
.100 IN PITCH	STANDARD: NO	DN-JEDEC	

PAGE 1 OF 3

1560-03 ISSUE C SMALL OUTLINE PACKAGE



FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NO): 98ASA10611D	REV: D	
SO, 8 I/O, .420 X .4	CASE NUMBER: 1560-03		25 FEB 2009	
.100 IN PITCH	STANDARD: NO	N-JEDEC		

PAGE 2 OF 3

CASE 1560-03 ISSUE D SMALL OUTLINE PACKAGE

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. CONTROLLING DIMENSION: INCH.

A DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION.


- 4. MAXIMUM MOLD PROTRUSION IS .006.
- 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

\wedge					
6 DIMENSION TO	CENTER	OF LEA	D WHEN	FORMED	PARALLEL.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ASA10611D	REV: D	
SO, 8 I/O, .420 X .42	CASE NUMBER: 1560-03 25 F		25 FEB 2009	
.100 IN PITCH		STANDARD: NO	N-JEDEC	

PAGE 3 OF 3


CASE 1560-03 ISSUE D SMALL OUTLINE PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO: 98ASA10686D		REV: B	
SO, 8 I/O, .420 X .4	CASE NUMBER: 1735-02 19 FEB 200		19 FEB 2009	
.100 IN PITCH		STANDARD: NO	DN-JEDEC	

PAGE 1 OF 3

CASE 1735-02 ISSUE B SMALL OUTLINE PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICAL OUTLINE			PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ASA10686D	REV: B	
SO, 8 I/O, .420 X .4	CASE NUMBER	R: 1735–02	19 FEB 2009	
.100 IN PITCI	STANDARD: NO	DN-JEDEC		

PAGE 2 OF 3

CASE 1735-02 ISSUE B SMALL OUTLINE PACKAGE

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. CONTROLLING DIMENSION: INCH.

A DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION.

- 4. MAXIMUM MOLD PROTRUSION IS .006.
- 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

6 DIMENSION TO CENTER OF LEAD WHEN FORMED PARALLEL.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO	D: 98ASA10686D	REV: B
SO, 8 I/O, .420 X .420 PKG,	CASE NUMBER: 1735-02 19 FEB 20		19 FEB 2009
.100 IN PITCH	STANDARD: N	ON-JEDEC	

PAGE 3 OF 3

CASE 1735-02 ISSUE B SMALL OUTLINE PACKAGE

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 010 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009. All rights reserved.

