Lab 9 – Nanoprocessor Design

Computer Organisation and Digital Design

Dept. of Computer Science and Engineering, University of Moratuwa





Lab No: 09

Date: 17/08/2022 Group Members:

> Navinda - 200452N Umayanga -200671J Chamil -200418R Danush - 200712M Madhawa -200748D

Assigned Lab Task

In this lab, our task was to build a microprocessor that is capable of executing four simple instructions. First, we built certain components, and Some of them we have already designed in previous labs.

In this lab we designed

- 1. And develop a 4-bit arithmetic unit that can add and subtract integers. (With help of lab 3)
- 2. 3-bit adder which is used to increment program counter.
- 3. 3-bit program counter using D flip flops.
- 4. A 2-way 4-bit multiplexer (Lab 4)
- 5. Four 8-way 4-bit mux which can take 8 inputs with 4 bits and gives a 4-bit output (Lab 4)
- 6. Register bank with seven 4-bit registers.
- 7. To store our assembly codes, we build a program ROM using 12ROM16x1s.
- 8. Instruction decoder: activate necessary components based on the instructions we wish to execute.
- 9. Used 3, 4, and 12-bit buses to connect components.
- 10. After creating all these components, we created a Nano processor by connecting these components properly.

And then verified functionality using simulation and on the Basys3 board.

VHDL Codes

4-bit Add/Subtract Unit

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity RCA ADD SUB is
   Port ( A0 : in STD_LOGIC;
           A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           A3 : in STD LOGIC;
           B0 : in STD LOGIC;
           B1 : in STD LOGIC;
           C in : in STD LOGIC;
           sel : in STD LOGIC;
           B2 : in STD LOGIC;
           B3 : in STD LOGIC;
           SO : out STD LOGIC;
           S1 : out STD LOGIC;
           S2 : out STD LOGIC;
           S3 : out STD LOGIC;
           C out : out STD LOGIC;
           zero : out STD LOGIC);
end RCA ADD SUB;
architecture Behavioral of RCA ADD SUB is
component FA ADD SUB
port (
A: in std logic;
B: in std logic;
C in: in std logic;
S: out std logic;
 C out: out std logic);
```

```
end component;
  SIGNAL FAO_S, FAO_C, FA1_S, FA1_C, FA2_S, FA2_C, FA3_S, FA3_C :
std logic;
  SIGNAL B_0 : STD_LOGIC_VECTOR (3 DOWNTO 0);
begin
FA_0 : FA_ADD_SUB
port map (
A \Rightarrow A0
B \implies B \ 0 \ (0)
C in => sel,
 S \Rightarrow FAO S
 C \text{ out } => FA0 C);
FA_1 : FA_ADD_SUB
port map (
A \Rightarrow A1
B => B \ 0 \ (1)
C in \Rightarrow FAO C,
S \Rightarrow FA1 S,
 C \text{ out } \Rightarrow FA1 C);
 FA_2 : FA_ADD_SUB
  port map (
 A \Rightarrow A2
 B \implies B \ 0 (2),
  C in \Rightarrow FA1 C,
  S \implies FA2 S,
  C \text{ out } => FA2 C);
FA 3 : FA ADD SUB
  port map (
 A \Rightarrow A3
 B \implies B_0(3),
 C in \Rightarrow FA2 C,
 S \Rightarrow FA3_S,
 C \ out => FA3 \ C);
S0 <= FA0 S;
S1 \leftarrow FA1 S;
S2 \leftarrow FA2 S;
```

```
S3 <= FA3_S;
C_out <= FA2_C xor FA3_C;
B_0(0) <= B0 xor sel;
B_0(1) <= B1 xor sel;
B_0(2) <= B2 xor sel;
B_0(3) <= B3 xor sel;
zero <= not(FA0_S) and not(FA1_S) and not(FA2_S) and not(FA3_S);
end Behavioral;</pre>
```

3-bit Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity RCA 3 bit is
    Port ( A0 : in STD LOGIC;
          A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           C in : in STD LOGIC;
           S0 : out STD LOGIC;
           S1 : out STD LOGIC;
          S2 : out STD LOGIC;
          C out : out STD LOGIC
       );
end RCA 3 bit;
architecture Behavioral of RCA 3 bit is
component FA
port (
```

```
A: in std logic;
 B: in std logic;
C_in: in std_logic;
S: out std logic;
C_out: out std_logic);
 end component;
 SIGNAL FAO C, FA1 C, FA2 C : std logic;
 SIGNAL B_0 : STD_LOGIC_VECTOR (3 DOWNTO 0);
begin
FA_0 : FA
port map (
A \Rightarrow A0
B => '1',
C_in => C_in,
S \Rightarrow S0
C out => FA0 C);
FA 1 : FA
port map (
A \Rightarrow A1
B => '0' ,
C in \Rightarrow FAO C,
S \Rightarrow S1
C \text{ out } \Rightarrow FA1 C);
FA 2 : FA
 port map (
 A \Rightarrow A2
 B => '0',
 C in => FA1 C,
 S \Rightarrow S2
 C_out => C_out);
end Behavioral;
```

Program Counter

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Program Counter is
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
           Clk : in STD LOGIC;
           Res : in STD LOGIC;
           Q : out STD_LOGIC_VECTOR (2 downto 0));
end Program Counter;
architecture Behavioral of Program Counter is
component D FF
           D : in STD LOGIC;
Port (
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC);
end component;
begin
DFO : D FF
PORT MAP (
           D \Rightarrow D(0)
           Res => Res,
           Clk => Clk,
           Q => Q(0));
DF1 : D FF
       PORT MAP (
              D \Rightarrow D(1)
              Res => Res,
              Clk => Clk
```

```
Q \Rightarrow Q(1));
DF2 : D_FF
PORT MAP(
D \Rightarrow D(2),
Res \Rightarrow Res,
Clk \Rightarrow Clk,
Q \Rightarrow Q(2));
end Behavioral;
```

2 way Multiplexer (used for 2 way 3 bit and 4 bit Muxes)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 to 1 is
   Port ( D0 : in STD LOGIC;
           D1 : in STD LOGIC;
           EN : in STD LOGIC;
           Y : out STD LOGIC);
end MUX_2_to_1;
architecture Behavioral of MUX 2 to 1 is
begin
   Y \le (not(EN) \text{ and } D0) \text{ or } (EN \text{ and } D1);
```

```
end Behavioral;
```

8-way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity way 8 mux is
    Port ( Sel : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0);
           R0 : in STD_LOGIC_VECTOR (3 downto 0);
           R1 : in STD LOGIC VECTOR (3 downto 0);
           R2 : in STD LOGIC VECTOR (3 downto 0);
           R3 : in STD LOGIC VECTOR (3 downto 0);
           R4 : in STD LOGIC VECTOR (3 downto 0);
           R5 : in STD LOGIC VECTOR (3 downto 0);
           R6 : in STD LOGIC VECTOR (3 downto 0);
           R7 : in STD LOGIC VECTOR (3 downto 0));
end way 8 mux;
architecture Behavioral of way 8 mux is
component MUX_8_to_1
   port( D : in STD LOGIC VECTOR (7 downto 0);
           S : in STD_LOGIC_VECTOR (2 downto 0);
           EN : in STD LOGIC;
```

```
Y : out STD LOGIC);
 end component;
signal en : STD_LOGIC;
begin
MUX1: MUX 8 to 1
port map(
         D(0) => R0(0),
         D(1) => R1(0),
         D(2) \implies R2(0),
         D(3) => R3(0),
         D(4) \implies R4(0),
         D(5) => R5(0),
         D(6) => R6(0),
         D(7) => R7(0),
         S \Rightarrow Sel,
         EN => en,
         Y => Y(0);
MUX2: MUX 8 to 1
        port map(
             D(0) => R0(1),
             D(1) => R1(1),
             D(2) \implies R2(1),
             D(3) => R3(1),
             D(4) \implies R4(1),
             D(5) => R5(1),
             D(6) => R6(1),
             D(7) => R7(1),
             S \Rightarrow Sel,
             EN => en,
             Y => Y(1));
MUX3: MUX_8_to_1
         port map(
             D(0) => R0(2),
             D(1) => R1(2),
             D(2) => R2(2),
             D(3) => R3(2),
             D(4) \implies R4(2),
             D(5) => R5(2),
             D(6) => R6(2),
```

```
D(7) => R7(2),
              S \Rightarrow Sel,
              EN => en,
              Y => Y(2);
MUX4: MUX 8 to 1
         port map(
              D(0) => R0(3),
              D(1) => R1(3),
              D(2) \implies R2(3),
             D(3) => R3(3),
             D(4) \implies R4(3),
             D(5) => R5(3),
             D(6) => R6(3),
             D(7) => R7(3),
              S \Rightarrow Sel,
              EN => en,
              Y => Y(3));
en <= '1';
end Behavioral;
```

Register Bank

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Regsiter_Bank is
    Port ( R_en : in STD_LOGIC_VECTOR (2 downto 0);
        res : in STD_LOGIC;
        Clk_r : in STD_LOGIC;
        R_in1 : in STD_LOGIC_VECTOR(3 downto 0);
        R_in2 : in STD_LOGIC_VECTOR(3 downto 0);
```

```
R in3 : in STD LOGIC VECTOR(3 downto 0);
           R in4 : in STD LOGIC VECTOR(3 downto 0);
           R in5 : in STD LOGIC VECTOR(3 downto 0);
           R in6 : in STD LOGIC VECTOR(3 downto 0);
           R in7 : in STD LOGIC VECTOR(3 downto 0);
           Bus0 : out STD LOGIC VECTOR (3 downto 0);
           Bus1 : out STD_LOGIC_VECTOR (3 downto 0);
           Bus2 : out STD LOGIC VECTOR (3 downto 0);
           Bus3 : out STD LOGIC VECTOR (3 downto 0);
           Bus4 : out STD LOGIC VECTOR (3 downto 0);
           Bus5 : out STD LOGIC VECTOR (3 downto 0);
           Bus6 : out STD LOGIC VECTOR (3 downto 0);
           Bus7 : out STD LOGIC VECTOR (3 downto 0));
end Regsiter Bank;
architecture Behavioral of Regsiter Bank is
component Decoder 3 to 8
Port ( I : in STD LOGIC VECTOR (2 downto 0);
          EN : in STD LOGIC;
          Y : out STD LOGIC VECTOR (7 downto 0));
end component;
component Reg
Port ( D : in STD LOGIC VECTOR (3 downto 0);
          En : in STD LOGIC;
          Clk : in STD LOGIC;
          Res : in STD LOGIC;
          Q : out STD LOGIC VECTOR (3 downto 0));
end component;
signal y : STD LOGIC VECTOR (7 downto 0);
begin
three to eight decoder : Decoder 3 to 8
port map(
          I \Rightarrow R en,
          EN \Rightarrow '1'
          Y => y
);
reg0 : Reg
port map (
          D => "0000",
```

```
En => '1',
             Res => res,
             Clk \Rightarrow Clk_r,
             Q \Rightarrow Bus0
);
reg1 : Reg
port map (
            D => R_in1,
            En \Rightarrow y(1),
            Res => res,
             Clk => Clk_r,
             Q \Rightarrow Bus1
);
reg2 : Reg
port map (
            D \Rightarrow R_{in2}
            En \Rightarrow y(2),
            Res => res,
            Clk \Rightarrow Clk r,
             Q \implies Bus2
);
reg3 : Reg
port map (
            D \Rightarrow R_{in3}
            En \Rightarrow y(3),
            Res => res,
            Clk => Clk_r,
             Q \Rightarrow Bus3
);
reg4 : Reg
port map (
            D \Rightarrow R_in4
            En \Rightarrow y(4),
            Res => res,
             Clk => Clk_r,
             Q \Rightarrow Bus4
);
reg5 : Reg
port map (
            D \Rightarrow R_{in5}
            En \Rightarrow y(5),
             Res => res,
```

```
Clk \Rightarrow Clk r,
             Q \implies Bus5
);
reg6 : Reg
port map (
             D \Rightarrow R in6,
             En \Rightarrow y(6),
             Res => res,
             Clk => Clk r,
             Q => Bus6
);
reg7 : Reg
port map (
             D => R in7,
             En \Rightarrow y(7),
             Res => res,
             Clk \Rightarrow Clk r,
             Q \Rightarrow Bus7
```

Program ROM

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity ROM is
    Port (address: in STD LOGIC VECTOR (2 downto 0);
          data : out STD LOGIC VECTOR (11 downto 0));
end ROM;
architecture Behavioral of ROM is
type rom type is array (0 to 7) of std logic vector(11 downto 0);
```

```
signal nanoprocessor_ROM : rom_type := (
   "0000000000000",
   "100010000011",
   "010100000000",
   "000101000000",
   "001110010000",
   "111110000111",
   "110000000001"

);
begin
data <= nanoprocessor_ROM(to_integer(unsigned(address)));
end Behavioral;</pre>
```

Instruction Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Ins Decoder is
   Port ( ROM : in STD LOGIC VECTOR (11 downto 0);
            Reg value : in STD LOGIC VECTOR(3 downto 0);
           Reg en : out STD LOGIC VECTOR (2 downto 0);
           L Sel : out STD LOGIC;
           In Val : out STD LOGIC VECTOR (3 downto 0);
           Reg sel0 : out STD LOGIC VECTOR (2 downto 0);
           Reg sel1 : out STD LOGIC VECTOR (2 downto 0);
```

```
AU sel : out STD LOGIC;
            JMP : out STD LOGIC;
            JMP_ADD : out STD_LOGIC_VECTOR (2 downto 0));
end Ins Decoder;
architecture Behavioral of Ins Decoder is
signal regA,regB : STD_LOGIC_VECTOR(2 downto 0);
begin
    regA <= ROM(9 downto 7);</pre>
    regB <= ROM(6 downto 4);
    --moving to registers
   L Sel \le ROM(11) and not(ROM(10));
    In Val <= ROM(3 downto 0);</pre>
    Reg en <= regA;
    --adding
    AU Sel \leq not(ROM(11)) and ROM(10);
    Reg Sel0 <= regA;
    Reg Sel1 <= regB;</pre>
-- jump if zero
    JMP \le (ROM(11) \text{ and } ROM(10)) \text{ and } (not(Reg value(0)) \text{ and})
not(Reg value(1)) and not(Reg value(2)) and not(Reg value(3)));
    JMP ADD <= ROM(2 downto 0);</pre>
end Behavioral;
```

Slow Clock

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow Clk is
signal count : integer := 1;
signal clk_status : std_logic := '0';
begin
    process (Clk in) begin
        if (rising edge(Clk in)) then
            count <= count + 1;</pre>
            if (count = 2) then
                 clk status <= NOT( clk status);</pre>
                Clk out <= clk status;
                count <= 1;
            end if;
        end if;
    end process;
end Behavioral;
```

Seven Segment

Nano Processor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC S
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Nanoprocessor is
    Port ( CLK : in STD LOGIC;
          RES : in STD LOGIC;
           OVRFLW : out STD LOGIC;
           ZERO : out STD LOGIC;
           SEG7 : out STD LOGIC VECTOR (3 downto 0));
end Nanoprocessor;
architecture Behavioral of Nanoprocessor is
component Ins Decoder
Port ( ROM : in STD LOGIC VECTOR (11 downto 0);
```

```
Reg value : in STD LOGIC VECTOR(3 downto 0);
          Reg en : out STD LOGIC VECTOR (2 downto 0);
          L_Sel : out STD_LOGIC;
          In Val : out STD LOGIC VECTOR (3 downto 0);
          Reg sel0 : out STD LOGIC VECTOR (2 downto 0);
          Reg sel1 : out STD LOGIC VECTOR (2 downto 0);
          AU_sel : out STD_LOGIC;
          JMP : out STD LOGIC;
          JMP_ADD : out STD_LOGIC_VECTOR (2 downto 0));
end component;
component ROM
Port (address: in STD LOGIC VECTOR (2 downto 0);
           data : out STD LOGIC VECTOR (11 downto 0));
end component;
component MUX 2 to 1
   Port ( D0 : in STD LOGIC;
          D1 : in STD_LOGIC;
          EN : in STD LOGIC;
           Y : out STD LOGIC);
end component;
component RCA
Port ( A0 : in STD LOGIC;
          A1 : in STD LOGIC;
          A2 : in STD LOGIC;
           C in : in STD LOGIC;
           S0 : out STD_LOGIC;
          S1 : out STD LOGIC;
           S2 : out STD_LOGIC;
          C out : out STD LOGIC
       );
end component;
component Program_Counter
Port ( D : in STD LOGIC VECTOR (2 downto 0);
      Clk : in STD LOGIC;
       Res : in STD LOGIC;
       Q : out STD LOGIC VECTOR (2 downto 0));
end component;
---green over---yellow begin--
```

```
component RCA ADD SUB
Port ( A0 : in STD LOGIC;
          A1 : in STD LOGIC;
           A2 : in STD LOGIC;
           A3 : in STD LOGIC;
           B0 : in STD LOGIC;
           B1 : in STD LOGIC;
           C in : in STD LOGIC;
           sel : in STD LOGIC;
           B2 : in STD LOGIC;
           B3 : in STD LOGIC;
           S0 : out STD LOGIC;
           S1 : out STD LOGIC;
           S2 : out STD LOGIC;
           S3 : out STD LOGIC;
           C out : out STD LOGIC;
           zero : out STD LOGIC);
end component;
component way 8 mux
Port ( Sel : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0);
           R0 : in STD LOGIC VECTOR (3 downto 0);
           R1 : in STD LOGIC VECTOR (3 downto 0);
           R2: in STD LOGIC VECTOR (3 downto 0);
           R3 : in STD LOGIC VECTOR (3 downto 0);
           R4: in STD LOGIC VECTOR (3 downto 0);
           R5 : in STD LOGIC VECTOR (3 downto 0);
           R6: in STD LOGIC VECTOR (3 downto 0);
           R7 : in STD LOGIC VECTOR (3 downto 0));
end component;
component Regsiter Bank
Port (
          R en : in STD LOGIC VECTOR (2 downto 0);
           Clk r : in STD LOGIC;
           R in 0: in STD LOGIC VECTOR(3 downto 0);
           R in1 : in STD LOGIC VECTOR(3 downto 0);
           R in2 : in STD LOGIC VECTOR(3 downto 0);
           R_in3 : in STD_LOGIC_VECTOR(3 downto 0);
           R in4 : in STD LOGIC VECTOR(3 downto 0);
           R in5 : in STD LOGIC VECTOR(3 downto 0);
           R in6: in STD LOGIC VECTOR(3 downto 0);
           R in7 : in STD LOGIC VECTOR(3 downto 0);
```

```
Bus0 : out STD LOGIC VECTOR (3 downto 0);
           Bus1 : out STD LOGIC VECTOR (3 downto 0);
           Bus2 : out STD_LOGIC_VECTOR (3 downto 0);
           Bus3 : out STD LOGIC VECTOR (3 downto 0);
           Bus4: out STD LOGIC VECTOR (3 downto 0);
           Bus5 : out STD LOGIC VECTOR (3 downto 0);
           Bus6 : out STD_LOGIC_VECTOR (3 downto 0);
           Bus7: out STD LOGIC VECTOR (3 downto 0));
end component;
signal data0 : STD LOGIC VECTOR(11 downto 0);
signal jmp,cout,lsel,sel : STD LOGIC;
signal a0,a1,a2,a3,s0,s1,s2,y0,y1,y2,o0,o1,o2,o3 : STD LOGIC;
signal jmp add,q,regsel0,regsel1,ren: STD LOGIC VECTOR (2 downto 0);
signal i0, i1, inval, r0, r1, r2, r3, r4, r5, r6, r7: STD_LOGIC_VECTOR (3
downto 0);
begin
Instruction decoder : Ins Decoder
PORT MAP (
          ROM => data0,
          Reg value => i0,
          Reg en => ren,
          L Sel => lsel,
          In Val => inval,
          Reg sel0 => regsel0,
          Reg sel1 => regsel1,
          AU_sel => sel,
          JMP => jmp,
          JMP ADD => jmp add
);
ROMprocessor : ROM
PORT MAP (
    data => data0,
   address=> q
);
MUX2 0: MUX 2 to 1
port map(
   D0 \Rightarrow s0,
    D1 => jmp_add(0),
```

```
EN => jmp,
    Y => Y0
);
MUX2_1: MUX_2_to_1
port map(
        D0 => s1,
        D1 => jmp_add(1),
        EN => jmp,
        Y => y1
);
MUX2_2: MUX_2_to_1
port map(
  D0 => s2
  D1 => jmp_add(2),
  EN => jmp,
  y => y2
);
RCA_3bit : RCA
port map(
  A0 => q(0),
   A1 => q(1),
   A2 => q(2),
   C_in => '0',
   so => so,
   S1 \Rightarrow s1,
   S2 => s2,
   C_out => cout
);
PC : Program_Counter
port map(
   D(0) => y0,
   D(1) \Rightarrow y1,
   D(2) => y2,
  Clk => CLK,
   Res \Rightarrow RES,
   Q \Rightarrow q
);
--yellow
```

```
RCA_for_adding_subtracting : RCA_ADD_SUB
port map(
              A0 => i0(0),
              A1 = > i0(1),
              A2 = > i0(2),
              A3 =>i0(3),
              B0 => i1(0),
              B1 = > i1(1),
             C in => '0',
             sel =>sel,
             B2 = > i1(2),
              B3 = > i1(3),
              so => ao,
              S1 \Rightarrow a1,
              S2 \Rightarrow a2
              s3 \Rightarrow a3,
              C out => OVRFLW,
              zero => ZERO
);
MUX_0 : way_8_mux
port map(
              Sel => regsel0 ,
              Y = > i0,
              R0 \Rightarrow r0,
              R1 \Rightarrow r1,
              R2 \Rightarrow r2
              R3 \Rightarrow r3,
              R4 \Rightarrow r4
              R5 \Rightarrow r5,
             R6 \Rightarrow r6
              R7 => r7
);
MUX 1 : way 8 mux
port map(
             Sel => regsel1 ,
             Y \Rightarrow i1,
             R0 \Rightarrow r0
             R1 \Rightarrow r1,
```

```
R2 \Rightarrow r2,
            R3 \Rightarrow r3,
            R4 \Rightarrow r4,
            R5 \Rightarrow r5,
            R6 \Rightarrow r6,
            R7 => r7
);
-- orange part
Ins Dec Mux0 : Mux 2 to 1
port map (
   D0 \Rightarrow a0,
   D1 \Rightarrow inval(0),
   EN => jmp,
   Y => 00
);
Ins_Dec_Mux1 : Mux_2_to_1
port map (
   D0 \Rightarrow a1,
   D1 \Rightarrow inval(1),
   EN => lsel,
   Y => o1
);
Ins_Dec_Mux2 : Mux_2_to_1
port map (
   D0 \Rightarrow a2
   D1 \Rightarrow inval(2),
   EN => lsel,
   Y => o2
);
Ins_Dec_Mux3 : Mux_2_to_1
port map (
   D0 \Rightarrow a3
   D1 \Rightarrow inval(3),
   EN => lsel,
   Y => o3
);
reg_bank : Regsiter_Bank
PORT MAP (
             R en => ren,
             Clk_r => CLK,
```

```
R in0(0) => 00,
            R in0(1) =>01,
            R_{in0}(2) =>02,
            R in0(3) => 03,
            R_{in1}(0) => 00,
            R in1(1) => 01,
           R_{in1}(2) => 02,
           R in1(3) => 03,
           R in2(0) => 00,
           R in2(1) => 01,
           R_{in2}(2) =>02,
           R in2(3) => 03,
           R in3(0) => 00,
           R in3(1) =>01,
           R in3(2) =>02,
           R in3(3) => 03,
           R in4(0) => 00,
          R in4(1) => 01,
          R in4(2) =>02,
          R in4(3) => 03,
          R in5(0) => 00,
          R_{in5}(1) => 01,
          R in5(2) =>02,
          R_{in5}(3) => 03,
          R in6(0) => 00,
          R in6(1) => 01,
          R_{in6(2)} => 02,
          R in6(3) => 03,
          R in7(0) => 00,
          R in7(1) =>01,
           R in7(2) =>02,
           R in7(3) => o3,
           Bus0 \Rightarrow r0,
           Bus1 =>r1,
           Bus2 =>r2,
           Bus3 =>r3,
           Bus4 \Rightarrow r4,
           Bus5 =>r5,
            Bus6 =>r6,
            Bus7 =>r7
);
```

```
end Behavioral;
```

Full Adder (imported)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity FA_ADD_SUB is
    Port ( A : in STD LOGIC;
           B : in STD_LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C_out : out STD_LOGIC);
end FA_ADD_SUB;
architecture Behavioral of FA ADD SUB is
component HA_ADD_SUB
PORT (A : in STD LOGIC;
      B : in STD LOGIC;
      S : out STD LOGIC;
      C : out STD LOGIC);
end component;
signal HA0_S,HA0_C,HA1_S,HA1_C : STD_LOGIC;
begin
HA_0 : HA_ADD_SUB
    PORT MAP (
    A \Rightarrow A
    B \Rightarrow B
    C \Rightarrow HA0 C
    s \Rightarrow ha0 s
```

```
);

HA_1 : HA_ADD_SUB

PORT MAP (

A => HA0_S,

B => C_in,

C => HA1_C,

S => HA1_S

);

C_out <= HA0_C OR HA1_C;

S <= HA1_S;

end Behavioral;
```

Half Adder (imported)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity HA ADD SUB is
   Port ( A : in STD_LOGIC;
   B : in STD LOGIC;
    S : out STD LOGIC;
    C : out STD_LOGIC);
end HA_ADD_SUB;
architecture Behavioral of HA_ADD_SUB is
   begin
        S <= A XOR B;
        C <= A AND B;
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity D_FF is
    Port ( D : in STD LOGIC;
           Res : in STD LOGIC;
           Clk : in STD_LOGIC;
           Q : out STD_LOGIC);
end D FF;
architecture Behavioral of D FF is
begin
    process (Clk) begin
        if (rising edge(Clk)) then
            if Res = '1' then
                Q <= '0';
            else
                Q \le D;
               end if;
           end if;
        end process;
end Behavioral;
```

Registers (imported)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD_LOGIC_VECTOR (3 downto 0);
           Res : in STD_LOGIC);
end Reg;
architecture Behavioral of Reg is
begin
    process(Clk)
    begin
        if(rising_edge(Clk)) then
            if (res = '1') then
                Q <="0000";
            else
            if (En = '1') then
                Q \le D;
            end if;
            end if;
        end if;
    end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR (7 downto 0));
end Decoder_3_to_8;
architecture Behavioral of Decoder_3_to_8 is
component Decoder 2 to 4
Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR (3 downto 0));
end component;
signal EN0, EN1, I0, I1, I2 : STD LOGIC;
begin
Decoder_2_to_4_0 : Decoder_2_to_4
    PORT MAP (
        I(0) => I0,
        I(1) => I1,
        EN => EN0,
        Y \Rightarrow Y(3 \text{ downto } 0)
    );
Decoder_2_to_4_1 : Decoder_2_to_4
        PORT MAP (
        I(0) => I0,
        I(1) => I1,
        EN => EN1,
```

```
Y => Y(7 downto 4)
);

10 <= I(0);
11 <= I(1);
EN0 <= NOT(I(2)) AND EN;
EN1 <= I(2) AND EN;
end Behavioral;</pre>
```

2 to 4 Decoder (Imported)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Decoder_2_to_4 is
    Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR (3 downto 0));
end Decoder 2 to 4;
architecture Behavioral of Decoder 2 to 4 is
begin
Y(0) \le EN AND NOT(I(0)) AND NOT(I(1));
Y(1) \le EN AND I(0) AND NOT(I(1));
```

```
Y(2) <= EN AND NOT(I(0)) AND I(1);

Y(3) <= EN AND I(0) AND I(1);

end Behavioral;
```

Simulation Files

Nanoprocessor (Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Nanoprocessor is
-- Port ( );
end TB Nanoprocessor;
architecture Behavioral of TB Nanoprocessor is
component Nanoprocessor is
   Port ( CLK : in STD LOGIC;
           RES : in STD_LOGIC;
           OVRFLW : out STD LOGIC;
           ZERO : out STD_LOGIC;
           Anode : out STD LOGIC VECTOR (3 downto 0);
           SEG7 : out STD_LOGIC_VECTOR (6 downto 0));
end component;
```

```
signal CLK : STD LOGIC := '0';
  signal
               RES : STD LOGIC;
           signal OVRFLW : STD_LOGIC;
                ZERO : STD_LOGIC;
     signal
   signal
                 Anode : STD LOGIC VECTOR (3 downto 0);
   signal SEG7 : STD_LOGIC_VECTOR (6 downto 0);
--200452N Navinda Perera 11 0000 1111 0000 0100
begin
UUT : Nanoprocessor
port map(CLK => CLK,
           RES => RES,
           OVRFLW => OVRFLW,
           ZERO => ZERO,
           Anode => Anode,
           SEG7 => SEG7
);
process
begin
wait for 10ns;
CLK <= NOT (CLK);
end process;
process
begin
RES <= '1';
wait for 90ns;
RES <= '0';
wait;
end process;
end Behavioral;
```

PC (Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_PC is
-- Port ( );
end TB PC;
architecture Behavioral of TB PC is
component Program Counter is
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
           Clk : in STD_LOGIC;
           Res : in STD_LOGIC;
           Q : out STD_LOGIC_VECTOR (2 downto 0));
end component;
 signal d: STD LOGIC VECTOR (2 downto 0);
 signal clk : STD_LOGIC :='0';
 signal res : STD LOGIC :='0';
  signal q : STD_LOGIC_VECTOR (2 downto 0);
begin
UUT : Program Counter
port map(
       D \Rightarrow d,
       Clk => clk,
       Res => res,
        Q \Rightarrow q
);
process
begin
wait for 10ns;
clk <= NOT(clk);</pre>
end process;
```

```
process
begin
D <= "000";
wait for 20ns;
D <= "001";
wait for 20ns;
D <= "010";
wait for 20ns;
D <= "011";
wait for 20ns;
D <= "100";
wait for 20ns;
D <= "101";
wait for 20ns;
D <= "110";
wait for 20ns;
D <= "111";
wait;
end process;
end Behavioral;
```

ROM (Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_ROM is
-- Port ( );
end TB_ROM;
```

```
architecture Behavioral of TB ROM is
component ROM is
    Port ( address : in STD_LOGIC_VECTOR (2 downto 0);
           data : out STD_LOGIC_VECTOR (11 downto 0));
end component;
 signal ad : STD_LOGIC_VECTOR (2 downto 0);
 signal dt : STD_LOGIC_VECTOR (11 downto 0);
begin
UUT : ROM
port map(address => ad,
       data => dt
);
process
begin
ad <= "000";
wait for 20ns;
ad <= "001";
wait for 20ns;
ad <= "010";
wait for 20ns;
ad <= "011";
wait for 20ns;
ad <="100";
wait for 20ns;
ad<= "101";
wait for 20ns;
ad <= "110";
wait for 20ns;
ad <="111";
wait;
end process;
end Behavioral;
```

4-bit Add/Subtract Unit (Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB RCA is
-- Port ();
end TB RCA;
architecture Behavioral of TB_RCA is
component RCA
Port ( A0 : in STD_LOGIC;
          A1 : in STD_LOGIC;
          A2 : in STD LOGIC;
          A3 : in STD_LOGIC;
          B0 : in STD LOGIC;
          B1 : in STD_LOGIC;
          B2 : in STD LOGIC;
          B3 : in STD_LOGIC;
          C in : in STD LOGIC;
          sel : in STD_LOGIC;
          S0 : out STD LOGIC;
          S1 : out STD LOGIC;
          S2 : out STD LOGIC;
          S3 : out STD LOGIC;
          zero : out STD_LOGIC;
          C_out : out STD_LOGIC);
```

```
end component;
signal a0,a1,a2,a3,b0,b1,b2,b3,c_in,s0,s1,s2,s3,c_out,sel,zero :
STD_LOGIC;
begin
UUT: RCA
PORT MAP (
     A0 \Rightarrow a0,
     A1 \Rightarrow a1,
     A2 \Rightarrow a2,
     A3 => a3,
     B0 \Rightarrow b0,
     B1 \Rightarrow b1,
     B2 \Rightarrow b2,
     B3 => b3,
     C_in => c_in,
      s0 \Rightarrow s0,
     S1 \Rightarrow s1,
      S2 \Rightarrow s2,
      s3 \Rightarrow s3,
      C_out => c_out,
      sel => sel,
      zero => zero
);
process
begin
--index number 200452N
-- index number in binary 11 0000 1111 0000 0100
    sel <= '0';
-- 0000+0100 = 0100
      A0 <= '0';
     A1 <= '0';
     A2 <= '0';
     A3 <= '0';
     B0 <= '0';
     B1 <= '0';
     B2 <= '1';
      B3 <= '0';
```

```
c in <= '0';
      wait for 100ns;
 -- 0000 + 1111 = 1111
      sel <= '1';
      A0 <= '0';
      A1 <= '0';
      A2 <= '0';
      A3 <= '0';
      B0 <= '1';
      B1 <= '1';
      B2 <= '1';
      B3 <= '1';
      c_in <= '0';
       wait for 100ns;
-- 0101 +1011 = 10000
      A0 <= '1';
       A1 <= '0';
       A2 <= '1';
       A3 <= '0';
       B0 <= '1';
       B1 <= '1';
       B2 <= '0';
       B3 <= '1';
        c in <= '0';
       wait for 100ns;
 --0111 + 1111 = 10110
     A0 <= '1';
      A1 <= '1';
      A2 <= '1';
      A3 <= '0';
      B0 <= '1';
      B1 <= '1';
      B2 <= '1';
      B3 <= '1';
```

2 way 3 bit(Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_MUX2to1 is
-- Port ();
end TB_MUX2to1;
```

```
architecture Behavioral of TB MUX2to1 is
component MUX 2 to 1
    Port ( D0 : in STD_LOGIC;
           D1 : in STD LOGIC;
           EN : in STD LOGIC;
           Y : out STD_LOGIC);
end component;
signal d0,d1,en,y : STD LOGIC;
begin
UUT: MUX_2_to_1
PORT MAP (
D0 \Rightarrow d0,
D1 \Rightarrow d1,
EN => en,
Y => y
);
process
begin
wait for 20ns;
en <= '0';
d0 <= '1';
d1 <= '0';
wait for 100ns;
en <= '1';
d1 <= '0';
wait for 100ns;
en <= '0';
d1 <= '0';
wait;
end process;
end Behavioral;
```

Instruction Decoder(Test Bench)

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
```

```
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB INS Dec is
-- Port ();
end TB INS Dec;
architecture Behavioral of TB INS Dec is
component Ins Decoder
Port (
          ROM : in STD_LOGIC_VECTOR (11 downto 0);
          Reg_value : in STD_LOGIC_VECTOR(3 downto 0);
          Reg_en : out STD_LOGIC_VECTOR (2 downto 0);
          L_Sel : out STD_LOGIC;
          In_Val : out STD_LOGIC_VECTOR (3 downto 0);
          Reg sel0 : out STD LOGIC VECTOR (2 downto 0);
          Reg_sel1 : out STD_LOGIC_VECTOR (2 downto 0);
          AU sel : out STD LOGIC;
          JMP : out STD LOGIC;
           JMP ADD : out STD LOGIC VECTOR (2 downto 0));
end component;
         ROM : STD_LOGIC_VECTOR (11 downto 0);
 signal
  signal Reg value : STD LOGIC VECTOR(3 downto 0);
  signal Reg_en : STD_LOGIC_VECTOR (2 downto 0);
    signal L Sel : STD LOGIC;
  signal
                 In_Val : STD_LOGIC_VECTOR (3 downto 0);
  signal
                Reg sel0 : STD LOGIC VECTOR (2 downto 0);
  signal
                Reg_sel1 : STD_LOGIC_VECTOR (2 downto 0);
  signal
                AU sel : STD LOGIC;
  signal
                JMP : STD LOGIC;
                JMP ADD : STD LOGIC VECTOR (2 downto 0);
  signal
begin
Dec1 : Ins Decoder
PORT MAP (
          ROM => ROM,
          Reg_value => Reg_Value ,
          Reg en => Reg en,
          L Sel => L Sel,
           In Val => In Val,
```

```
Reg_sel0 => Reg_Sel0,
    Reg_sel1 => Reg_Sel1,
    AU_sel => AU_sel ,
    JMP => JMP ,
    JMP_ADD => JMP_ADD);

process
    begin
    ROM <= "100010001011";
    wait;
    end process;
end Behavioral;</pre>
```

Slow Clock (Test Bench)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_SLOW is
-- Port ( );
end TB SLOW;
architecture Behavioral of TB SLOW is
component Slow Clk
Port ( Clk in : in STD LOGIC;
           Clk_out : out STD_LOGIC);
end component;
signal clkin : STD_LOGIC := '0';
signal clkout : STD LOGIC;
begin
```

```
UUT : Slow_Clk
PORT MAP(
        Clk_in => clkin,
        Clk_out => clkout
    );

process
    begin
        wait for 20ns;
        clkin <= NOT(clkin);
end process;
end Behavioral;</pre>
```

8 Way 4 Bit Mux (Test Bench)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_8MUX is
-- Port ();
end TB_8MUX;
architecture Behavioral of TB_8MUX is
component way 8 mux
   Port ( Sel : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD_LOGIC_VECTOR (3 downto 0);
           R0 : in STD LOGIC_VECTOR (3 downto 0);
           R1 : in STD_LOGIC_VECTOR (3 downto 0);
           R2 : in STD_LOGIC_VECTOR (3 downto 0);
```

```
R3 : in STD LOGIC VECTOR (3 downto 0);
            R4 : in STD_LOGIC_VECTOR (3 downto 0);
            R5 : in STD_LOGIC_VECTOR (3 downto 0);
            R6 : in STD LOGIC VECTOR (3 downto 0);
            R7 : in STD LOGIC VECTOR (3 downto 0));
end component;
 signal sel : STD LOGIC VECTOR (2 downto 0);
 signal y,r0,r1,r2,r3,r4,r5,r6,r7 : STD_LOGIC_VECTOR (3 downto 0);
begin
    UUT: way_8 mux
        port map (
             Sel => sel,
             Y => y,
             R0 \Rightarrow r0,
             R1 \Rightarrow r1,
             R2 \Rightarrow r2,
             R3 = r3,
             R4 \Rightarrow r4,
             R5 \Rightarrow r5,
             R6 = > r6,
             R7 = r7);
    process
    begin
        sel <= "001";
         r0 <= "0000";
        r1 <= "1111";
         r2 <= "0000";
        r3 <= "0000";
         r4 <= "0000";
        r5 <= "0000";
        r6 <= "0000";
        r7 <= "0000";
         wait;
    end process;
end Behavioral;
```

Seven Segment Display(Test Bench)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB AU 7 Seg is
-- Port ( );
end TB_AU_7_Seg;
architecture Behavioral of TB_AU_7_Seg is
component AU 7 seg
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           Clk : in STD LOGIC;
           RegSel : in STD LOGIC;
           S LED : out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Carry : out STD LOGIC;
           Zero : out STD_LOGIC;
           Anode : out STD LOGIC VECTOR (3 downto 0));
end component;
    signal A, S_LED : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal Anode : STD LOGIC VECTOR (3 downto 0);
    signal S_7Seg : STD_LOGIC_VECTOR (6 downto 0);
    signal RegSel, Carry, Zero, Clk : STD LOGIC := '0';
begin
    UUT: AU 7 seg
       port map (
```

```
A \Rightarrow A
         Clk => Clk,
         RegSel => RegSel,
         S_LED => S_LED,
         S_7Seg => S_7Seg,
         Carry => Carry,
         Zero => Zero,
         Anode => Anode);
process
begin
    Clk <= NOT(Clk);</pre>
    wait for 20 ns;
end process;
process
begin
    RegSel <= '0';</pre>
    A <= "0100";
    wait for 83ns;
    RegSel <= '1';</pre>
    A <= "1101";
    wait for 92ns;
    RegSel <= '0';</pre>
    A <= "1110";
    wait for 85ns;
    RegSel <= '1';</pre>
    A <= "0000";
    wait for 83ns;
    RegSel <= '0';</pre>
    A <= "0011";
    wait for 81ns;
    RegSel <= '1';</pre>
    A <= "1011";
    wait for 85ns;
```

```
RegSel <= '0';
A <= "0000";
wait for 82ns;

RegSel <= '1';
A <= "0000";
wait for 82ns;

end process;

end Behavioral;</pre>
```

Register Bank(Test Bench)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Register is
-- Port ( );
end TB Register;
architecture Behavioral of TB Register is
component Regsiter Bank
Port ( R_en : in STD_LOGIC_VECTOR (2 downto 0);
           res : in STD LOGIC;
          Clk_r : in STD_LOGIC;
          R_in1 : in STD_LOGIC_VECTOR(3 downto 0);
          R_in2 : in STD_LOGIC_VECTOR(3 downto 0);
          R in3 : in STD LOGIC VECTOR(3 downto 0);
          R_in4 : in STD_LOGIC_VECTOR(3 downto 0);
          R in5 : in STD LOGIC VECTOR(3 downto 0);
```

```
R in6 : in STD LOGIC VECTOR(3 downto 0);
          R_in7 : in STD_LOGIC_VECTOR(3 downto 0);
          Bus0 : out STD LOGIC VECTOR (3 downto 0);
          Bus1 : out STD LOGIC VECTOR (3 downto 0);
          Bus2 : out STD LOGIC VECTOR (3 downto 0);
          Bus3 : out STD LOGIC VECTOR (3 downto 0);
          Bus4 : out STD_LOGIC_VECTOR (3 downto 0);
          Bus5 : out STD LOGIC VECTOR (3 downto 0);
          Bus6 : out STD LOGIC VECTOR (3 downto 0);
          Bus7 : out STD LOGIC VECTOR (3 downto 0));
end component;
 signal
              R en : STD LOGIC VECTOR (2 downto 0);
 signal
                res : STD_LOGIC;
signal
               Clk r : STD LOGIC := '0';
               Bus0 : STD LOGIC VECTOR (3 downto 0);
 signal
  signal
               Bus1 : STD LOGIC VECTOR (3 downto 0);
               Bus2 : STD_LOGIC_VECTOR (3 downto 0);
signal
signal
               Bus3 : STD LOGIC VECTOR (3 downto 0);
 signal
               Bus4 : STD LOGIC VECTOR (3 downto 0);
  signal
               Bus5 : STD LOGIC VECTOR (3 downto 0);
  signal
               Bus6 : STD LOGIC VECTOR (3 downto 0);
signal
               Bus7 : STD LOGIC VECTOR (3 downto 0);
signal r : STD LOGIC VECTOR (3 downto 0);
begin
UUT : Regsiter_Bank
port map(
          R_en => R_en
          res => res ,
          Clk_r => Clk_r ,
          R in1 => r,
          R in2 =>
          R in3 =>
                    r,
          R in4=> r,
          R in5 =>
          R in6 \Rightarrow r,
          R_in7 \Rightarrow r,
```


```
Bus0 \Rightarrow Bus0,
          Bus1 => Bus1 ,
          Bus2 => Bus2 ,
          Bus3 => Bus3 ,
          Bus4=> Bus4,
          Bus5=> Bus5 ,
          Bus6 => Bus6 ,
          Bus7=> Bus7
);
process
begin
wait for 20ns;
Clk_r <= NOT(Clk_r);</pre>
end process;
-- 200418R -- 1 1000 1110 1110 0010
process
begin
R_en <= "001";
r<= "0010";
res <= '0';
wait for 100ns;
r<= "1110";
R_en <= "010";
wait for 100ns;
R_en <= "011";</pre>
r<= "1110";
wait for 100ns;
R en <= "100";
r<= "1000";
wait for 100ns;
R en <= "101";
r<= "0010";
wait for 100ns;
R en <= "110";
r<= "1110";
```

```
wait for 100ns;
R_en <= "111";
r<= "1110";


wait;
end process;</pre>
end Behavioral;
```

Timing Diagrams


4-bit Add/Subtract Unit




3-bit Adder




2 way 3 bit Mux




Instruction Decoder



8 way 4 bit Mux




Seven Segment Display




Slow Clock




ROM




Register Bank



PC



Nanoprocessor



Assembly Program

- 1. Do Nothing
- 2. MOVI R1,1
- 3. MOVI R2,2
- 4. MOVI R3,3
- 5. ADD R1,R2
- 6. ADD R1,R3
- 7. ADD,R7,R1
- 8. JZR R0,8 (If R0=0 Jump to Line 8)

Machine Code

- 1. 0000 0000 0000
- 2. 1000 1000 0001
- 3. 1001 0000 0010
- 4. 1001 1000 0011
- 5. 0000 1010 0000
- 6. 0000 1011 0000
- 7. 0011 1001 0000
- 8. 1100 0000 0111

Conclusions

- Usage of buses simplified the design rather than using so many wires.
- We can calculate only the total of integers between 1 and 3 as our microprocessor is only 4 bit wide.
- We need to hardcode assembly instructions as binary values, as microprocessors only understand machine language. We have achieved this via the help of ROM.
- Results are generated by the clock input.
- The Res input can reset the nanoprocessor.
- We could import required code files from previous labs and use them in building the processor.
- Proper performance of sub components was ensured before completing the microprocessor by simulating them using xsim simulator.
- The basic knowledge about how a microprocessor is internally structured and how those components work inside was received through the project.
- Team working skills were highlighted through this project, as we could focus on sub parts separately and finally combine them to form a microprocessor.
- Teamwork is essential in the computer science field.

Final LUT/FF counts

1. Slice Logic

+	-+								
Site Type	U:	sed	i	Fixed	i	Available	i	Util%	i
Slice LUTs*	1	42		0	ī	20800	ï		ĭ
LUT as Logic	1	42	ı	0	ı	20800	Ī	0.20	Ī
LUT as Memory	1	0	ı	0	ı	9600	ı	0.00	Ī
Slice Registers	1	53	ī	0	ı	41600	Ī	0.13	Ī
Register as Flip Flop	1	53	ī	0	ı	41600	Ī	0.13	ī
Register as Latch	1	0	ı	0	I	41600	ı	0.00	Ī
F7 Muxes	1	0	1	0	1	16300	ī	0.00	ı
F8 Muxes	1	0	ī	0	ı	8150	Ī	0.00	Ī

-			
6	Primitive	28	
7			
3 ;			
9	+	++	+
0	Ref Name	Used	Functional Category
1	+	+	+
2	FDRE	53	Flop & Latch
3	LUT4	19	LUT
4	OBUF	17	IO
5	LUT5	14	LUT
6	LUT6	12	LUT
7	CARRY4	8	CarryLogic
3	LUT3	7	LUT
9	LUT2	2	LUT
0	IBUF	2	IO
1	LUT1	1 1	LUT
2	BUFG	1 1	Clock
3	+	++	+

Individual Contribution

200452N - PERERA D.N.M	4 Bit Adder Subtractor Instruction Decoder Final connections (nanoprocessor.vhd) Final Simulation(TB_nanoprocessor.vhd)	10 Hours Spent
200748D- Aponso G.M.M.K	8 way 4 bit Muxes 1 8 way 4 bit Muxes 2 Lab Report	10 Hours spent
Umayanga S A I 200671J	3-bit RCA 2 way 3 bit Mux 2 way 4 bit Mux	12 hours spent
Chamil 200418R	Register Bank 7 Segment Display Slow clock	12 Hours spent
AWADR Wickramasinghe 200712M	ROM Program Counter	10 Hours spent