

## Number system

Binary	Base	
$\begin{matrix} 1 \\ 0 \end{matrix}$	2	0, 1
Octal:	8	0-7
decimal:	10	0-9
hexadecimal	16	0-9 A-F

\* Binary  $\rightarrow$  decimal

$$(100)_2 = (4)_{10}$$

$$\begin{array}{r} 1 \quad 0 \quad 0 \\ \times 2^2 + \times 2^1 + \times 2^0 = 4+0+0 \\ \hline 2 \qquad \qquad \qquad = 4 \end{array}$$

$$(100)_2 = (4)_{10}$$

$$(10010)_2 = (18)_{10}$$

$$\begin{array}{r} 1 \quad 0 \quad 0 \quad 1 \quad 0 \\ \times 2^4 + \times 2^3 + \times 2^2 + \times 2^1 + \times 2^0 = 16+0+0+2+0 \\ \hline 2^4 \qquad \qquad \qquad = 18 \end{array}$$

\* Decimal  $\rightarrow$  Binary

$$(6)_{10} = (110)_2$$

LCM

$$\underline{110}$$

$$\begin{array}{r} 2 \mid 6 \\ 2 \mid 3 - 0 \\ \hline 1 - 1 \end{array}$$

\*  $(110)_10 = (1110)_2 \quad 2|14$

Check how it right

$$\begin{array}{r} 1110 \\ \times 2 \\ \hline 2220 \\ + 110 \\ \hline 1110 \end{array} \quad \begin{array}{r} 2|70 \\ 3 \\ \hline 3 - 1 \\ 10 \\ 2|14 \\ 14 - 14 \\ \hline 0 \end{array}$$

\*  $(156894)_10 = (?)_2$

Chicks min. < max.  $\rightarrow$

$$(156)_10 = (?)_2 \quad \begin{array}{r} 2|156 \\ 78 - 0 \\ 2|78 \\ 39 - 0 \end{array}$$

$$(156)_10 = (10011100)_2 \quad \begin{array}{r} 2|156 \\ 78 - 0 \\ 2|78 \\ 39 - 0 \\ 2|39 \\ 19 - 1 \\ 2|19 \\ 9 - 1 \end{array}$$

$$10011100$$

$$(10.01)_2 = (2.75)_{10}$$

$$2^1 + 2^0 \cdot \frac{1}{2} = 2 + 1 + \frac{1}{4}$$

~~$$2 + 0.25 = 2.25$$~~

~~$$2 + 0.25 = 2.25$$~~

$$24 \quad (11.101)_2 = (3.625)_{10}$$

$$\frac{1}{2} + \frac{0}{2} + \frac{1}{2} \cdot \frac{1}{2} - \frac{3}{2}$$

$$3 + 0.5 + 0 + 0.125 \\ \therefore = 3.625$$

$$\frac{1}{2} \frac{0}{2} \frac{1}{2} - \frac{3}{2} = \frac{1}{2} + \frac{1}{8} = 0.5 + 0.125 \\ = 0.625$$

$$25 \quad (6.5)_{10} = (?)_2$$

$$\begin{array}{r} 2 | 6 \\ 2 | 3 \rightarrow 0 \\ 1 | 1 \rightarrow 1 \end{array} \quad \begin{array}{l} 5 \times 2 = 1.0 \rightarrow 1 \\ \swarrow \quad \searrow \end{array} \quad (110.1)$$

$$11.0 \quad (6.5)_{10} = (110.1)_2$$

$$26 \quad (0.6875)_{10} = (?)_2$$

$$0.6875 \times 2 = 1.3750 = 1.1$$

$$\begin{array}{l} 0.3750 \times 2 = 0.7500 \\ 0.7500 \times 2 = 1.5000 \\ 1.5000 \times 2 = 1.0000 \end{array} \quad \boxed{1.1}$$

$$(0.6875)_{10} = (0.1011)_2$$

Q1  $(54.54)_{10} = (?)_2$

Q2  $(3/8)_{10} = (?)_2$

Q3  $(111.111)_2 = (?)_{10}$

Q4  $(100.001)_2 = (?)_{10}$

$\rightarrow \text{Q1 } (54.54)_{10} = (?)_2$

$$\begin{array}{r}
 2 \overline{) 54} \\
 2 \overline{) 27 - 0} \\
 2 \overline{) 13 - 1} \\
 2 \overline{) 6 - 0} \\
 2 \overline{) 3 - 0} \\
 \cdot 1. - 1
 \end{array}
 \quad
 \begin{array}{l}
 \cdot 54 \times 2 = 1.08 \quad | 1 \\
 \cdot 08 \times 2 = 0.16 \quad | 0 \\
 \cdot 16 \times 2 = 0.32 \quad | 0 \\
 \cdot 32 \times 2 = 0.64 \quad | 0 \\
 \cdot 64 \times 2 = 0.128 \quad | 1 \\
 \cdot 28 \times 2 = 0.56 \quad | 
 \end{array}$$

$(54.54)_{10} = (1.0110 \cdot 10001)_2$

Q2  $(3/8)_{10} = (?)_2$

$(1318)_{10} = (?)_2$

ii  $(0.375)_{10} = (?)_2$

$$\begin{array}{l}
 \cdot 375 \times 2 = 0.75 \quad | 0 \\
 \cdot 75 \times 2 = 1.5 \quad | 1 \\
 \cdot 5 \times 2 = 1.0 \quad | 1
 \end{array}$$

$(0.375)_{10} = (0.011)_2$

\*  $(111 \cdot 111)_2 = (7 \cdot 875)_{10}$

$$\begin{array}{r} 1 \quad 1 \quad 1 \\ \times \quad \times \quad \times \\ 2^0 + 2^1 + 2^2 \end{array} \rightarrow \begin{array}{r} 1 \quad 1 \quad 1 \quad 1 \\ \times \quad \times \quad \times \quad \times \\ 2^1 \quad 2^2 \quad 2^3 \end{array}$$

$$4 + 2 + 1 + 0.5 + 0.25 + 0.125$$

$$7 + 0.875 = 7.875$$

\*  $(100 \cdot 001)_2 = (4 \cdot 125)_{10}$

$$\begin{array}{r} 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \\ \times \quad \times \quad \times \quad + \quad \times \quad \times \\ 2^0 + 2^1 + 2^0 \end{array} \rightarrow \begin{array}{r} 1 \\ \times \\ 2^1 \\ \times \\ 2^3 \end{array}$$

$$4 + 0 + 0 + 0 + 0 + 0.125$$

$$4 + 0.125 = 4.125$$

\* Binary to octal

$$(110)_2 = (?)_8$$

$8 = 2^3$  = 3 bit pairing

$$\begin{array}{r} 1 \quad 1 \quad 0 \\ \times \quad \times \quad \times \\ 2^2 + 2^1 + 2^0 \end{array}$$

$$4 + 2 + 0$$

$$(6)_8$$

\*  $(\underline{11001})_2 = (?)_8$

$$\begin{array}{r}
 0 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \\
 \swarrow \quad \downarrow \quad \downarrow \\
 4 \quad 2 \ 2^0 \\
 2^2 \ 2^1 \ 2^0 \quad 2^1 \ 2^0 \ 2^0
 \end{array}$$

$$2+1 \quad 0+0+1$$

$$\begin{array}{r}
 \cdot 3 \\
 \cdot \cdot \\
 \curvearrowright 1
 \end{array}
 \rightarrow (31)_8$$

\*  $(\underline{1001111})_2 = (?)_8$

$$\begin{array}{r}
 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \\
 \swarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 2^2 \ 2^1 \ 2^0 \ 2^6 \ 2^5 \ 2^4 \ 2^3 \ 2^2
 \end{array}$$

$$1 \quad 0+0+1 \quad 4+2+1$$

$$1 \quad 1 \quad 7$$

$$(117)_8$$

~~Q~~  $(11.01)_8 = (?)_8$

$(11.01)_8$

0 1 1      0 1 0

$2^2 \quad 2^1 \quad 2^0 \quad 2^2 \quad 2^1 \quad 2^0$

$0 + 2 + 1$

$0 + 1 + 0$

$(3.2)_8$

~~Q~~ Octal to Binary (3 bit representation for every digit)

$(64)_8 = (?)_2$

~~10010~~  $(110100)_2$

6    4

4    3    2    1    0

2    8    2    2    8

8    4    2    1

1    0    0    1    4

$4+2=6 \quad 1 \quad 1 \quad 1 \quad 0 \rightarrow 6$

~~(431)<sub>8</sub> = (?)<sub>2</sub>~~  $\Rightarrow$  ~~(100100)<sub>2</sub>~~

$1$	$0$	$0$	$1$	$1$	$0$
$2$	$2$	$2$	$1$	$0$	$1$
$4$	$2$	$1$	$0$	$0$	$1$

$001 \rightarrow 1$

$0.11 \rightarrow 3$

$100 \rightarrow 8$

(Q)

$$(84)_8 = (?)_2$$

$$\begin{array}{r} 3 \ 2 \ 1 \ 0 \\ 2 \ 2 \ 2 \ 2 \\ \hline \end{array}$$

$$\begin{array}{r} 8 \ 4 \ 2 \ 1 \\ \hline \end{array}$$

$$\begin{array}{r} 1 \ 0 \ 0 \\ \hline \end{array}$$

$$\begin{array}{r} 1 \ 0 \ 0 \ 0 \\ \hline \end{array}$$

$$(1000100)_2$$

wrong question because 8 can not  
be in octal only (0-7)

X

Octal to decimal

$$(74)_8 = (?)_{10} = (60)_{10}$$

$$(111100)_2$$

$$5 \cdot 8^3 + 3 \cdot 8^2 + 1 \cdot 8^1 + 0 \cdot 8^0 = 60$$

\* Decimal to octal

$$(99)_{10} = (?)_8$$

$$\begin{array}{r} 8 | 34 \\ 8 | 11 \rightarrow 6 \\ 8 | 3 \end{array} \rightarrow (?)_2 = (18)_8$$

$(136)_8$

\* Binary to hexa

$$(100100)_2 = (?)_{16}$$

$16 = 2^4$  = 4-bit pairing

$$\begin{array}{r} 0 \ 0 \ 1 \ 0 \\ \cancel{\times} \ \cancel{\times} \ \cancel{\times} \ \cancel{\times} \\ 2^3 + 2^2 + 2^1 + 2^0 \end{array}$$

$$0+0+2+0$$

$$\begin{array}{r} 0 \ 1 \ 0 \ 0 \\ \cancel{\times} \ \cancel{\times} \ \cancel{\times} \ \cancel{\times} \\ 2^3 + 2^2 + 2^1 + 2^0 \end{array}$$

$$0+4+0=4$$

2                          4

$(84)_{16}$

\* 2

\*

$$(11101111)_2 = (?)_{16}$$

$$\begin{array}{r} 1 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 1 \\ \times 2^3 \ 2^2 \ 2^1 \ 2^0 \ \times 2^3 \ 2^2 \ 2^1 \ 2^0 \end{array}$$

$$8 + 4 + 0 + 0 \quad 8 + 4 + 2 + 1$$

14

15

$$(0-9) \rightarrow 10 \quad 11 \quad 12 \quad 13 \quad 14 \quad 15$$

A \ B \ C \ D \ E \ F

$$(EF)_{16}$$

$$* \quad (11000001)_2 = (?)_{16}$$

$$\begin{array}{r} 1 \ 1 \cdot 0 \ 0 \ 0 \ 0 \ 0 \ 1 \\ \times 2^3 \ 2^2 \ 2^1 \ 2^0 \ \times 2^3 \ 2^2 \ 2^1 \ 2^0 \end{array}$$

$$8 + 4 + 0 + 0 \quad 0 + 0 + 0 + 1$$

12 → C

1

$$(C1)_{16}$$

\*

Hexa → binary

$$(E39)_{16} = (?)_2$$

4 bit 4 bit 4 bit rep

32 16 8 4 2 1

1 1 1 1 0 → 14

0 0 1 1 → 3

1 0 0 1 → 9

(111000111001)<sub>2</sub>

D B O H

*	0	0	0	0
1	1	1	1	1
2	10	10	10	2
3	11	11	11	3
4	100	100	100	4
5	101	101	101	5
6	110	110	110	6
7	111	111	111	7
8	1000	1000	1000	8
9	1001	1001	1001	9
10	1010	1010	1010	10-A
11	1011	1011	1011	11-B
12	1100	1100	1100	12-C
13	1101	1101	1101	13-D
14	1110	1110	1110	14-E
15	1111	1111	1111	15-F

(Q1) what is the role of number system in digital electronics.

ans ⇒ Number system plays a fundamental role

1. Representation of data
2. Arithmetic operations
3. Data storage
4. Addressing and Memory
5. Data transmission
6. logic gate

(Q2) what is the benefit of hexadecimal number system.

ans ⇒ • because it compresses the data.  
 • Easy & to convert  
 • usefulness in computing  
 • Human readability

(Q3) What is the application ~~area~~ areas of octal numbers.

ans ⇒ It is used in 8 bit system.  
 Computer Sciences, Networking, Data Storage, programming languages.

7

## \* Binary Arithmetic

2/3

Add

A	B	sum	carry	
0	0	0	0	Carry = 1      1110.110
0	1	1	0	1110      1100.011
1	0	1	0	1100      11011.001
1	1	0	1	11010

Sub

A	B	sub	carry	borrow -1
0	0	0	0	1110
carry 0=10	1	1	1	0101
1	0	1	0	1001
1	1	0	0	

$$\begin{array}{r}
 1100 \\
 0101 \\
 \hline
 0111
 \end{array}
 \quad
 \begin{array}{r}
 1100 \\
 0001 \\
 \hline
 1011
 \end{array}
 \quad
 \begin{array}{r}
 1100 \\
 0111 \\
 \hline
 01001
 \end{array}$$

Multiplication

A	B	*
0	0	0
0	1	0
1	0	0

ex      1100

$$\begin{array}{r}
 1100 \\
 0000 \\
 \hline
 1100 \\
 \hline
 111100
 \end{array}$$

Division =

A	B	÷
1	0	X
0	1	0
1	0	X
1	1	1

$$11 \overline{)1001.011} \quad - 011001$$

$$\begin{array}{r}
 0 \\
 \hline
 100 \\
 \hline
 001 \\
 \hline
 000 \\
 \hline
 01 \\
 \hline
 00 \\
 \hline
 11 \\
 \hline
 0
 \end{array}$$

quotient  $\rightarrow 1100$ )remainder  $\rightarrow 0$ 

Q

eg)

$$10 \overline{)1100} \quad (110$$

$$\begin{array}{r}
 10 \\
 \hline
 010 \\
 \hline
 100 \\
 \hline
 00 \\
 \hline
 60 \\
 \hline
 0
 \end{array}$$

~~0100~~quotient  $\rightarrow 110$ remainder  $\rightarrow 0$

$\varphi$  11011) 111001010000 (01

$$\begin{array}{r} 001 \\ \hline 111001 \\ 11011 \downarrow \\ \hline 0111100 \end{array}$$

101) 1101010 (10101

$$\begin{array}{r} 0011 \\ \hline 110 \\ 101 \downarrow \\ \hline 0011 \end{array}$$

$$\text{seemed } = 001$$

$$\varphi = 10101$$

$$\begin{array}{r} 110 \\ 101 \\ \hline 001 \end{array}$$

\*  $\frac{11010101}{101} = Q = 101010$   
 $R = 11$

$$\begin{array}{r}
 101) \overline{11010101} (101010 \\
 \underline{101} \quad | \\
 \underline{\underline{0011}} \quad | \\
 \quad \quad \quad 0 \\
 \underline{110} \quad | \\
 \quad \quad \quad 101 \\
 \underline{\underline{0011}} \quad | \\
 \quad \quad \quad 0 \\
 \quad \quad \quad 110 \\
 \quad \quad \quad 101 \\
 \quad \quad \quad \underline{\underline{0011}} \\
 \quad \quad \quad 11
 \end{array}$$

$R = 11$   
 $Q = 101010$

### \* Signed / Unsigned numbers

Unsigned numbers  $\div$  Unsigned numbers have no sign that means all unsigned binary numbers are positive numbers.

They contain only the magnitude of number

\* Signed numbers; Signed numbers contain both sign and magnitude of number and the sign is placed in front of the number

If sign bit = 0  $\rightarrow +ve$

If sign bit = 1  $\Rightarrow -ve$

↳ Sign magnitude form

↳ 2's complement form

MSB → most significant bit (leftmost)

LSB → least significant bit (rightmost)

① -6 sign magnitude form

↳ 1 110

+ve 6 → 0 110

7 → 0 111

-7 → 1 111

we don't use

② 8's complement form.

The limitations of sign magnitude

It leads to wastage of data bits

So that's why we don't use.

② 2's Complement form :-

1) 8's complement of a number  
is obtained by complementing all  
the bits.

$$1010 \xrightarrow{\text{1's C}} 0101$$

2' complement form : 2' complement form is obtained by adding one to the one's complement.

$1's\ c \rightarrow 1000$   
 $0's\ c \rightarrow +1$

$2^3 \ 2^2 \ 2^1 \ 2^0$   
 $-2^3 + 0 + 0 + 1 = -7$   
 $-8 + 1 = -7$

Note  $\rightarrow 0 - 7 \rightarrow 4\text{bit}$   
 $8 - 127 \rightarrow 8\text{bit}$   
 $128 \rightarrow \text{above} \rightarrow 16\text{bit}$

$$\begin{array}{r}
 \cancel{2} \\
 -6 \\
 \cancel{6} \\
 010 \\
 \\ 
 1'sc \rightarrow 1001 \\
 2'sc \rightarrow \underline{1010} \\
 \\ 
 -2^3 2^2 2^0 \\
 -2^3 + 0 + 2 = \cancel{2} \\
 -8 + \cancel{2} = \underline{-6}
 \end{array}$$

X

$$-15 =$$

1111

↳ 8 bit

11C

00001111

$$-2^7 + 2^6 + 2^5 + 2^4 + 0 - 0 + 0 + 2^0$$

25C

11110000

+1

$$(-128 + 64 + 32 + 16 + 1) = -15$$

11110001

4 bit

8 bit

16 bit

-21 → answer

00010101

18C  $\rightarrow$  11101010

+1

28C  $\rightarrow$  —

11101011

Q

-108

binary no

↳ (1101100)

2 | 108

2 | 54 - 0

2 | 27 - 0

2 | 13 - 1

2 | 6 - 1

2 | 3 - 0

1 - - 1

28C  $\rightarrow$  101101100

↳ 10010011

+1

10010100

1101100

8 bit

01101100

$$\cancel{*} \quad +8 \quad -8$$

1000

$$1(000)$$

$\downarrow$   
 $111 \rightarrow 7$

2	8
3	4 - 0
2	2 - 0
1	1 - 0

$11-7 \rightarrow 4\text{-bit}$

(1000)

$$8 \rightarrow 1(000)$$

$$\rightarrow 00.00100.0$$

$$18 \rightarrow 11110111$$

$$\text{else } \rightarrow +1.$$

$$\overbrace{111.11.000}^{111.11.000}$$

$18 - 127 \rightarrow 8\text{ bit representation}$

$$\cancel{*} \quad (-131) - B \rightarrow \cancel{+}(00.00011)$$

$\cdot 100000011)$

$$0000000010000011 \quad 16\text{-bits}$$

$$130 \rightarrow 111111101111100$$

$$2 \mid 131$$

$$280 \rightarrow \underline{\quad \quad \quad}$$

$$+1$$

$$2 \mid 65 - 1$$

$$111111101111101$$

$$2 \mid 32 - 1$$

$$2 \mid 16 - 0$$

$$2 \mid 8 - 0$$

$$2 \mid 4 - 0$$

$$2 \mid 2 - 0$$

$$+ - 0$$

~~Gray Code~~

It is also known as unit distance code

~~Gray Codes~~: The reflected binary code (RBC) also known as Gray code is an ordering off binary number systems such that two successive values differ in only one bit.

B	G
0	0000
1	0001
2	0010
3	0011
4	0100

binary of

$B \rightarrow G$ : (bit at some place of B is same as G & other bits are different)

$B \rightarrow$       0    0    -1    1  
                 ↓    ↓    ↓    ↓  
 $G \rightarrow$       0    0    1    0

$G \rightarrow B$

0000	$\leftarrow$ 0
0001	$\leftarrow$ 1
0011	$\leftarrow$ 2
0010	$\leftarrow$ 3
0110	$\leftarrow$ 4

~~Why we use Gray code~~ → To ~~facilitate~~ ~~i) error prevention~~  
~~ii) use in K-map. iii) A/D~~

~~10~~ ~~B~~ ~~G1~~

G1 - B

\*  $(1100)_G = (?)_2 \quad | \quad B = (1000) \rightarrow \text{Gray}$   
 $G1 \rightarrow (1100)$

$$G1 = 1 \quad | \quad 0 \quad 0$$

$$B = 1 \quad 0 \quad 0 \quad 0$$

$$B = (1000)$$

$$B + (0100) \rightarrow \text{Gray}$$

$$(0110)$$

$$G1 (0110)$$

$$0 \quad 1 \quad 1 \quad 0$$

$$B = 0 \quad 1 \quad 0 \quad 0$$

BCD Code

\* BCD: BCD is the system of writing number that assigns a four digit binary code to each digit 0 to 9 in decimal no system.

$$(182)_{10} \rightarrow (?)_{BCD} 182$$

$$(10)_0 = (?)_{BCD}$$

$(0001 \quad 0000)$

$$\begin{array}{r} 10 \\ 10 \\ \hline 0010 \end{array} \quad \begin{array}{r} 10 \\ 10 \\ \hline 0010 \end{array}$$

or application

$$(0010 \quad 0010)_{BCD}$$

\* what is the need of BCD, any  $\Rightarrow$  in digital displays.

~~Q8~~ what is C/I/F b/w BCD & Hexa.

A - f. we don't use in ~~BCD~~ BCD only upto (0 to 9).

A - f → forbidden no in BCD.

~~A~~

$$(F)_{16} = ()_{BCD}$$

$$(15)_{10} = ()_{BCD}$$

$$(00010101)_{BCD}$$

~~2) e-1  
1-0~~

$$(15)_{10} = ()_{BCD}$$

~~it - 00010101~~

in binary

↓  
then BCD

Assignment

① what are Excess-3 and its application areas.

② what are Ascii - code How they are different from unicode.

~~Now~~ ~~(101)\_{16} = ()\_{10} = ()\_{BCD}~~

②  $(100100 - 111)_2 \rightarrow$  ~~binary → ASCII~~

③  $(-132)_{10} = ()_2 \rightarrow$  ~~binary → ASCII~~

④  $(110010)_2 = ()_8 = ()_{10} = ()_{16}$

\* What is the need of BCP in ~~digital~~  
~~disaster~~.

uses in digital displays, digital calculator  
weight scales, gas pumps;

\* What is the difference b/w BCD & Hexa Code?

	BCD	Hex a
i	Base : 10	Base : 16
ii	Number of digits (0 - 9)	Number of digit (0 - 9, A - F)
iii	Range of values 0 - 99	Range of values 0 - FFFF
iv	easy for computers to perform arithmetic operations	easy to convert binary to hexadecimal

$$\textcircled{1} \quad (161)_{16} \rightarrow (\quad)_{10} \rightarrow (\quad)_{BCD}$$

$$\begin{array}{r}
 8\ 4\ 2\ 1 \\
 \hline
 0\ 0\ 0\ 1 \rightarrow 1 \quad (000101100001)_2 \\
 \hline
 0\ 1\ 1\ 0 \rightarrow 6 \\
 \hline
 0\ 0\ 0\ 1 \rightarrow 1 \\
 \hline
 0\ 0\ 0\ 1\ 0\ 1\ 1\ 0\ 0\ 0\ 0\ 1 \\
 \hline
 2^8 + 2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0 \\
 (553)_0 \rightarrow (553)_B \text{ (BCD)} \\
 (011101010011)_B \text{ (BCD)}
 \end{array}$$

2\*

$$(F)_{16} = ( )_{BCD}$$

$$(15)_{10} =$$

$$\begin{array}{r} \downarrow \\ (0001 \quad 0101) \\ (0001 \quad 0101) \end{array}$$

215

2/2-1

1-0

(101)

2\*

$$(100100 - 111)_2$$

$$= \begin{array}{r} 011001 \\ 100100 \\ \hline 011000 \end{array} \quad \begin{array}{r} 011011 \\ 100100 \\ \hline 111 \end{array}$$

64 +  
32

4

$$= 11101$$

36  
7

2 29

2 14-1

2 7-0

2 3-1

1-1


(11101)

## Logic Gate

Logic Gate: A logic gate is an electronic device that makes logical ~~decisions~~ decision based on the different combination.

### Types:


① AND - Gate  $\rightarrow$




A	B	O/P
0	0	0
0	1	0
1	0	0
1	1	1

$$O/P = A \cdot B$$

② OR Gate  $\rightarrow$



A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	1



O/P - only single input in  
Not gate.


③ Not Gate  $\rightarrow$

A	O/P
0	1
1	0

$$O/P = \bar{A}$$

(4)

XOR / EX-OR gate:




A	B	O/P	$O/P = A \cdot B' + A' \cdot B$
0	0	0	
0	1	1	
1	0	1	
1	1	0	$= A \oplus B$ Short form

~~Universal gate~~ universal gate

(5)


NAND gate

$$A \text{ AND} + \text{NOT} = \text{NAND}$$




A	B	O/P	$O/P = \overline{A \cdot B}$
0	0	1	
0	1	1	
1	0	1	
1	1	0	$= A' + B'$

(\*) NOR  $\rightarrow$  OR + NOT =




A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	1



A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	1


Make circuit from logic gate.

At O/P =  $A' + B \cdot C$  using logic gate make circuit



\*  $(A \cdot B) + (B \cdot C')$

Sol  $\Rightarrow$



$$(A \cdot B) + (B \cdot C')$$

AND

OR

NOT

XOR

XNOR

NAND  $\Rightarrow$  Universal gate

NOR

BASIC  
gates

\* what is the meaning of universal gate

A gate which can implement any boolean function without ~~any other gate~~ using any other gate.

and

The NAND, ~~NOR~~ NOR gate are called universal gate.


Advantages -

NAND and NOR gates are economical and easier to fabricate than the other gates.

more economical and easier to fabricate than the other gate.

① NAND

$\Rightarrow$  NOT



NOT





$$\bar{A} \cdot \bar{B} = \bar{A} \cdot \bar{A} = \bar{A} = A'$$

$$\text{AND} = A \cdot B, \text{NAND} = \bar{A} \cdot \bar{B}$$

② NAND  $\Rightarrow$  AND  $\Leftarrow$  MST

$$\text{AND} + \text{NOT} = \text{NAND}$$

$$\text{NAND} + \text{NOT} = \text{AND}$$



NAND + NOT = AND

(3) ✎

NAND to OR



(+) OR  
Complement  
(+)

$$\text{OR} = A + B$$

$$\text{NAND} = \overline{A \cdot B}$$

$$\overline{A \cdot B} = \overline{\cancel{A+B}} = \overline{A+B}$$


$$A+B \quad A-B$$




(4) ✎

NOR to NOT

$$\text{NOR} = \overline{A+B} = A \cdot B = \overline{A \cdot B} = \overline{\overline{A+B}} = \overline{A}$$




\* 5) NOR  $\rightarrow$  OR  $A + B \Rightarrow A + B$



(6)

NOR  $\rightarrow$  AND

$$A'_1 B'_1 \rightarrow A \cdot B$$






(7)

NOR  $\rightarrow$  NAND




$$\text{AND} + \text{NOT} = \text{NAND}$$

H.W. How to create XOR, XNOR gate


(8) using universal gate  
NOR gate using NAND



7) ~~NAND~~ using NOR



X

XOR using NAND


$$A'B + AB' \rightarrow A'B + AB'$$

$$\begin{aligned} D_o &= A + B \\ &\therefore A'B + AB' \end{aligned}$$

X

XNOR using NAND

~~o~~ → add in upper digram only.



## \* Boolean Algebra

\* What is Boolean algebra? It is used to analyse and simplify the digital circuits. It uses only the binary numbers 0 and 1. That's why sometimes it is also called binary algebra.

Boolean laws:

(i) Commutative laws

$$(a) A \cdot B = B \cdot A$$

$$(b) A + B = B + A$$

(ii) Associative:  $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

$$(b) (A + B) + C = A + (B + C)$$

(iii) Distributive:  $(a) A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

$$(b) A + (B \cdot C) = (A + B) \cdot (A + C)$$

(iv) AND law  $\rightarrow$  (a)  $A \cdot 0 = 0$

$$(b) A \cdot 1 = A$$

$$(c) A \cdot A = A$$

$$(d) A \cdot A' = 0$$

(v) OR law: (a)  $A + 0 = A$

$$(b) A + 1 = 1$$

$$(c) A + A = A$$

$$(d) A + A' = 1$$

(vi)

## De Morgan's Inversion laws:

$$(A \cdot B)' = A' + B'$$

De Morgan's theorem:

$$\textcircled{1} (A + B)' = A' \cdot B'$$

$$\textcircled{2} (A \cdot B)' = A' + B'$$

How to simplify and minimise boolean expression using boolean law:

$$F = (A + B)'(A + C)$$

$$= A \cdot A' + A \cdot C + B \cdot A' + B \cdot C$$

$$= A(C + A') + AB + BC$$

$$= A \cdot 1 + AB + BC$$

$$= A(1 + B) + BC \quad [1 + B = 1]$$

$$= A + BC$$

$$= A + BC$$

*(a) Marks*

$$F = A'B \cdot BC' + BC \cdot A'B'C' \quad [\text{d.m}]$$

$$F = A'B + BC(C' + C) + A'B'C'$$

*Ans*

$$F = A'B + B + A'B'C'$$

$$F = BC(A' + 1) + A'B'C'$$

$$= B + AB'C' \Rightarrow B + (AB'C')$$

$$= (B+A) (B+B') (B+C')$$

↓, → according to distributive law  
→ OR law

$$= (B+A) (B+C')$$

$$= B + BC' + AB + AC'$$

$$= B (1+C') + AB + AC'$$

↓ — according to - OR

$$= B(1) + AB + AC'$$

$$= B(1+A) + AC'$$

↓, → according to - OR AND

\*  $F = abc'd' + abcd + abc'd + ab'cd + abc'd' + ab'cd'$   
 $\cdot$  one  $\Rightarrow AB + AC$

$$abc'd(d+d') + acd(b+b') + acd'(b+b')$$

$$\doteq abc' + acd + acd'$$

$$= abc' + acd + acd'$$

$$= abc' + ac(c+d')$$

$$= abc' + ac \Rightarrow ac + abc' \quad \text{distributive law}$$

$$(ac+ab)(bc+b)(ac+c') \Rightarrow a\underset{\downarrow}{(c+b)}(ac+b)(ac+c')$$

$$a(ac+b)(ac+c') \Rightarrow (aac+ab)(ac+c') = (ac+ab)(ac+c')$$

$$aac+acc'+abac+abc' \Rightarrow ac+0+abc+abc'$$

$$\Rightarrow ac+ab(c+c') \Rightarrow ac+ab = \boxed{ab+ac}$$

$$f = \cancel{ab'cd'} + \cancel{abc'd} + abed + \cancel{ab'cd} + \cancel{abcd'} + \cancel{ab'cd} +$$

$$\cancel{ab'c'd}$$

$$\Rightarrow AB + AC + AD$$

~~$$f = \cancel{ab'cd} + \cancel{abc'd} + \cancel{abcd} + \cancel{ab'cd} + \cancel{abcd}$$~~

~~$$f = \cancel{abc'd}$$~~

$$f = \cancel{ab'cd'} + \cancel{abc'd} + \cancel{abcd} + \cancel{ab'cd} + \cancel{ab'cd'} + \cancel{ab'cd} + \cancel{ab'cd}$$

$$f = abc' + acd + ac'd + ab'c'd$$

$$f = abc' + ac(d+d') + ab'c'd$$

$$f = abc' + ac + ab'c'd$$

$$f = ac + abc' + ab'c'd$$

$$= c'(b+b'd) + ac \quad \left\{ \begin{array}{l} b+b'd = b+d \\ b+d = b+d \end{array} \right.$$

$$= ac'(b+d) + ac$$

$$= abc' + ac'd + ac$$

$$= a(bcd+c) + ac'd$$

$$= a(b+c) + ac'd$$


$$= ab + ac + ac'd$$

$$= \cancel{ab+ac} \parallel ab + a(c+d')$$

$$= ab + a(c+d)$$

$$= ab + ac + ad$$

\* what are SOP and POS forms? How to convert one form to another. (SOP/POS)



42

\* Canonical and standard forms:

A boolean function can be written using Canonical forms that is either (SOP) Some of products or (POS) Product of sum.

$$F = \overline{x}\overline{y}\overline{z} + \overline{x}y\overline{z} + \overline{x}\overline{y}z'$$

SOP  $\Rightarrow$  001 110 000

$$= \{\underline{1}, \underline{6}, \underline{0}\}$$

SOP

$$\text{POS} \Rightarrow \overline{x}\overline{y}\overline{z}$$

$$\text{minim} \rightarrow 0, 0, 0 \rightarrow 0$$

$$\text{max} \rightarrow 1, 1, 01 \rightarrow 7$$

$$\text{POS}(2, 3, 4, 5, 7)$$

↓

$$\boxed{\Pi(0, 2, 3, 4, 5, 7)}$$

\* SOP  $\rightarrow \Sigma \rightarrow m \rightarrow \text{minterm} \rightarrow \boxed{\begin{array}{l} 1 - A \\ 0 \rightarrow A' \end{array}}$

$$(\overline{x}\overline{y}\overline{z})$$

\* POS  $\rightarrow \Pi \rightarrow M \rightarrow \text{Maxterm} \rightarrow \boxed{\begin{array}{l} 1 \rightarrow A' \\ 0 \rightarrow A \end{array}}$

$$\underline{\underline{(x+y')(x+z')}}$$

98

1 0 1 5 1 0 0 1 0 0  
 0 1 1 0 0 1 0 0 1 0 0  
 0 1 1 0 0 1 0 0 1 0 0  
 1 0 0 0 0 1 0 0 1 0 0  
 1 1 1 1 0 0 0 1 0 0 1

$$F = \sum (0, 1, 4)$$

$$SOP = 000 \text{ not } 100$$



$$SOP = ab'c + abc + abc' \text{ (economical)} \quad (SOP)$$

(→ minimal form)  
lets assume

$abc' \rightarrow$  standard SOP

~~$F = \sum (4, 5, 2, 8) \quad | 125 - 129$~~

~~$F = \sum (4, 5, 2, 8) \quad | 125 - 129$~~

~~$SOP = 010010111 \quad 11011100 \quad | 128$~~

~~$ab'cd \quad | 110010000 \quad | 2^{10} - 0$~~

~~Ring  $00010 \rightarrow 0$~~


~~Normal  $1111 \rightarrow 15$~~

~~$\Rightarrow SOP = \sum (0, 4, 5, 6, 7, 10, 11, 12, 13, 14)$~~

POS?

$$F = \pi(4, 5, 2, 8) \quad 0100 \quad 001010010 \quad 1000$$

$$\text{abcd}, \quad \text{pos} = (a+b'+c+d') \cdot (a'b'+c+d') \cdot \\ (a+b+c+d') \cdot (a'+b+c+d')$$



$$f = m_1 + m_2 + m_3 + m_4$$

POS = ?

$$f = \sum(1, 4, 5, 7) \quad \text{pos} - \pi \rightarrow$$

$$\Rightarrow \pi(0, 2, 3, 6)$$

$$\text{pos} = 0000 \quad 0010 \quad 0011 \quad 0110$$

$$F = abc \dots ab'c \quad ab'c' \quad a'b'c$$

$$F = (a+b+c) \cdot (a+b'+c) \cdot (a+b+c') \cdot (a'+b'+c)$$

$$f = xy + xz + yz \quad \text{comonical SOP?}$$

$$x y z$$

$$= xy(z+z') + xz(y+y') + yz(x+x')$$

$$x = xyz + xyz' + xz'y + xzy' + yzx + yzx'$$

$$= \underline{xy^2 + xyz'} + \underline{xzy + xy^2} + \underline{y^2z + x'y^2}$$

$$= xy^2 + xy^2 + x'y^2 + x'yz \rightarrow \text{comonicell form}$$

$$F = (a' + b + c)(b' + c + d')$$

comonical form pos?

a b c d

$$F = [a' + b + c + d \cdot d'] \cdot [b' + c + d' + a \cdot a']$$

$$\begin{array}{c} a' + b + c + d \cdot d' = (a' + b + c + d) (a' + b + c + d') \\ \hline A \qquad \qquad \qquad B \cdot C \end{array}$$

by distributive law

$$(A + B) = (A + B) (A + C)$$

~~a b c~~

$$\begin{array}{c} b' + c + d' + a \cdot a' = (b' + c + d' + a) (b' + c + d' + a') \\ \hline A \qquad \qquad \qquad B \cdot C \end{array}$$

$$\text{ans} \rightarrow (a' + b + c + d)(a' + b + c + d')(b' + c + d' + a)(b' + c + d' + a')$$

\* Commutative law: Commutative law states that changing the sequence of the variables does not have any effect on the output of a logic circuit.

$$\textcircled{1} \ A \cdot B = B \cdot A \quad \textcircled{2} \ A + B = B + A$$

\* Associative law: This law states that the order in which the logic operations are performed is irrelevant as their effect is the same.

$$\textcircled{1} \ (A \cdot B) \cdot C = A \cdot (B \cdot C) \quad \textcircled{2} \ (A + B) + C = A + (B + C)$$

\* Distributive law:  $A \cdot (B + C) = A \cdot B + A \cdot C$   
 $A + (B \cdot C) = (A + B) \cdot (A + C)$

\* AND law: These laws use the AND operation. Therefore, they are called as AND laws.

$$\textcircled{1} \ A \cdot 0 = 0 \quad \textcircled{2} \ A \cdot 1 = A$$

$$\textcircled{3} \ A \cdot A = A \quad \textcircled{4} \ A \cdot A' = 0$$

\* OR law: These laws use the OR operation. Therefore, they are called as OR laws.

$$\textcircled{1} \ A + 0 = A \quad \textcircled{2} \ A + 1 = 1$$

$$\textcircled{3} \ A + A = A \quad \textcircled{4} \ A + A' = 1$$

\* Inversion law: This law uses the NOT operation. The inversion law states that double inversion of a variable result in the original variable itself.

$$(A')' = A$$

(PYS) De Morgan's theorem: This theorem states that the complement of a sum product of two or more variables is the complement of a or ~~product of two or more variables~~ is equal to the sum of the complements of those variables.

$$\textcircled{1} \quad (A+B)' = A'B'$$

$$A \ B \ A+B$$

$$0 \ 0 \ 0$$

$$0 \ 1 \ 1$$

$$1 \ 0 \ 1$$

$$1 \ 1 \ 1$$

$$\textcircled{2} \quad (A \cdot B)' = A'+B'$$

$$A \ B \ A \cdot B$$

$$0 \ 0 \ 0$$

$$0 \ 1 \ 0$$

$$1 \ 0 \ 0$$

proof: L.H.S =  $(A+B)'$

$$R.H.S = A' \cdot B' \quad \text{① Let } A=0, B=0$$

$$L.H.S \Rightarrow (0+0)' = 0' = 1$$

$$R.H.S \Rightarrow (0' \cdot 0') = (1 \cdot 1) = 1$$

$$\textcircled{2} \quad \text{Let } A=0, B=1$$

$$L.H.S = (0+1)' = 1' = 0$$

$$R.H.S = (0 \cdot 1)' = 1 \cdot 0 = 0$$

$$\textcircled{3} \quad \text{Let } A=1, B=0$$

$$L.H.S = (1+0)' = 1' = 0$$

$$R.H.S = (1 \cdot 0)' = (0 \cdot 1) = 0$$

$$\textcircled{4} \quad \text{Let } A=1, B=1$$

$$L.H.S = (1+1)' = 1' = 0$$

$$R.H.S = (1' \cdot 1') = (0 \cdot 0) = 0$$

$$\textcircled{5} \quad L.H.S = (A \cdot B)' \quad \textcircled{2} \text{ Let } A=0, B=1$$

$$R.H.S = A'+B'$$

$$L.H.S: (0 \cdot 1)' = 0' = 1$$

$$\textcircled{4} \text{ Let } A=1, B=1$$

$$L.H.S: (1 \cdot 1)' = 1' = 0$$

$$\textcircled{1} \text{ Let } A=0, B=0$$

$$R.H.S: 0'+1' = 1+0 = 1$$

$$L.H.S: (0 \cdot 0)' = 0' = 1$$

$$\textcircled{3} \text{ Let } A=1, B=0$$

$$R.H.S: 0'+1' = 1+1 = 1$$

$$L.H.S: (1 \cdot 0)' = 0' = 1$$

$$R.H.S: 1'+0' = 0+1 = 1$$

(Q) What are SOP and POS forms? How to convert one form to another.

→ SOP: In SOP form, a Boolean expression is represented as a sum of multiple ~~product~~ terms. It is represented by  $\sum$  and it is minterm (m).

$$\text{SOP} \rightarrow \sum \rightarrow \text{minterm} \rightarrow 1 \rightarrow A, 0 \rightarrow A'$$

$$(x'y'z') + (x'y+z')$$

→ POS: In POS form, a Boolean expression is represented as product of multiple sum. It is represented by  $\prod$ , it is maxterm.

$$\text{POS} \rightarrow \prod \rightarrow M \rightarrow \text{Max-term} \rightarrow 1 - A' \\ 0 - A$$

$$(x+y)(y+z)$$

→ SOP to POS conversion

$$g. \sum(1, 6, 0)$$

$$6 \Rightarrow 1 \ 1 \ 0$$

$$a \ b \ c$$

$$\text{min} \Rightarrow 0 \ 0 \ 0 \Rightarrow 0$$

$$\text{POS}(2, 3, 4, 5, 7)$$

$$\prod(2, 3, 4, 5, 7)$$

$$\text{max} \Rightarrow 1 \ 1 \ 1 \Rightarrow 7$$

$$\text{POS to SOP: } f = \prod(1, 3, 5) \quad 5 \Rightarrow 101 \quad \text{min} \Rightarrow 000 \Rightarrow 0$$

$$\sum(0, 2, 4, 6, 7)$$

$$\text{max} \Rightarrow 111 \Rightarrow 7$$

Canonical form

$$\pi_1(2, 3, 4, 5, 7)$$

$SOP \rightarrow POS \quad 1 - A$

$0 - A$

010, 011, 100, 101, 111

$a'b'c, ab'c', a'b'c, a'b'c', abc$

Canonical  $\Rightarrow$

$$(a+b'+c) \cdot (a+b+c') \cdot (a'+b+c) \cdot (a'+b+c') \cdot (a+b+c)$$

$POS \rightarrow SOP$

$1 - A$

$0 \rightarrow A'$

$$F = \sum (0, 2, 4, 6, 7)$$

██████████, 000, 010, 100, 110, 111

$a'b'c', a'b'c, ab'c', abc', abc$

Canonical

$$F = (a' \cdot b' \cdot c') + (a' \cdot b \cdot c) + (a \cdot b' \cdot c') + (a \cdot b \cdot c') + (a \cdot b \cdot c)$$

\* K Mapping : K mapping is the graphical technique of simplifying Boolean expression. K map refers to a 2D truth table. K map is nothing but a different formate of representing the values present in a one-dimensional truth table. K-maps basically deal with the technique of inserting the value of the output variable in cells within a rectangle or square grid according to definite pattern. It works on 2 formula.

### K map - Rules

- Group may not include any cell containing a zero.
- Group may be horizontal or vertical, but not diagonal.
- Group must contain 1, 2, 4, 8 or in  $2^n$  cells
- Each group should be as large as possible  
[16, 8, 4, 2, 1]
- Group may overlap.
- Group may wrap around the table.
- There should be as few groups as possible.

$$F = \sum (0, 1, 3, 2, 4, 5)$$

215  
2(2-1)  
1-1

(abc)

$$2^3 = 8$$

a	b	c	00	01	11	10
00	1.0	1	1	3	12	
1	14	15	7	6		

(11)

$$0 = A'$$

$$1 = A$$

g1

a	b	c
x	0	x
15	0	x
x	0	x
x	0	x

ab -

$$f = a' + b'$$

g2

a	b	c
000	001	011
0	0	0
0	0	x
0	x	x
0	x	0

a'

2\*

$$F = \sum (1, 3, 2, 6, 4, 12, 13, 14)$$

214


abcd

cd	e	4	16
00	0	1	1
01	1	1	1
11	1	1	1
10	1	1	1

27-0  
2(3=1)

1-1

(110)



g1

$$\begin{array}{ccccc}
 a & b & c & d \\
 \emptyset & 1 & \emptyset & 0 \\
 1 & 1 & 0 & 0 \\
 \emptyset & 1 & 1 & 0 \\
 1 & 1 & 1 & 0 \\
 \hline
 \text{g2} \quad b & d' \rightarrow bd'
 \end{array}$$

$$\begin{array}{ccccc}
 a & b & c & d \\
 0 & \times & 1 & 0 \\
 0 & 0 & 1 & 0 \\
 a' & \quad & c'd' = \cancel{a'cd'} \\
 \text{g3} & \quad & \cancel{g4} & \quad
 \end{array}$$

$$\begin{array}{ccccc}
 a & b & c & d & a & b & c & d \\
 0 & 0 & \emptyset & 1 & 1 & 1 & 0 & \emptyset \\
 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 \\
 \hline
 a' & b' & d & . & a & b & c' & \\
 (a'b'd) & & & & & & & (abc'd)
 \end{array}$$

$$F = bd' + a'cd' + a'b'd + abc'$$

$$\textcircled{1} \quad F = \sum (2, 3, 4, 5, 12, 13, 10, 11)$$

(A' B' C D)

ab	cd	00	01	11	10
00		0	,	1	2
01		4	5	7	6
11		12	13	15	14
10		8	9	11	10

g1

0

g2


a	b	c	d
0	1	0	0
0	1	0	+
1	1	0	0
1	1	0	+

a	b	c	d
0	0	1	0
0	0	1	0
0	1	0	1
0	1	0	0

b c'

b' c

$$f = bc' + b'c$$



g1

$$\begin{array}{cccc} a & b & cd \\ 0 & 0 & 1+ \\ 0 & 0 & 1.0 \\ 0 & 1 & 1+ \\ 0 & 1 & 1.0 \end{array}$$

$$a' \quad c$$

$$\begin{array}{cccc} a & b & cd \\ 0 & 0 & 0.0 \\ 0 & 0 & X.0 \\ 1 & 0 & 0.0 \\ 1 & 0 & X.0 \end{array}$$

$$b' \quad d'$$

$$F = a'c + b'd'$$


WKT & SH Question OR

\*  $F = \sum (3, 4, 5, 7, 9, 13, 14, 15)$

$$f = \sum (3, 4, 5, 7, 9, 13, 14, 15)$$

ab cd

ab	00	01	11	10
00	0	1	1	0
01	14	15	13	6
11	12	13	115	19
10	8	19	11	10



5 group ~~and guard~~ only 4 group  
of same priority & but कमे group fitted बनाते नहीं

a	b	c	d
0	1	0	x
0	1	0	t

a	b	c	d
0	0	t	1
0	1	t	1

a	b	c	d
1	x	0	1
1	0	1	1

a	b	c	d
1	1	1	x
1	1	1	0

$$F = a'b'c'd + a'b'cd + ac'd + abc$$

~~$F = m(4, 5, 6, 11, 12, 13, 14)$~~

$$\begin{array}{r} 14 \\ 7 - 0 \\ \hline 1 - 1 \end{array}$$

$f_{abcd}$

$\begin{matrix} & cd \\ ab & \backslash \end{matrix}$

00 01 11 10

00

01

11

10

0 1 1

3

2

4 1 5

7

6

1 12 1 13

5

10

8 9 1 11

10

(1110)

g1

a	b	c	d	g1	a	b	c	d	g2
0	0	0	1	1	1	1	0	0	1
0	1	0	1	1	1	1	0	1	1
1	0	0	1	1	1	1	0	1	1
1	1	0	1	1	1	1	1	0	1

g3

a	b	c	d
0	1	1	0
1	0	1	0

b c d

g4


a	b	c	d
1	0	1	1

a b' c d

$$F = a'c'd + abc' + bcd' + ab'cd$$

# K-map with don't care

56



K-map with don't care

K-map with don't care : It is an implied sequence for which function output does not matter.

$$P = \sum (1, 3, 5, 7) + d(4, 8, 15)$$

High

(1)

High / 0 or 1 low

don't care

		ab	00	01	10	11	
		cd	X <sub>0</sub>	1	1	0	
ab	cd	00	1	1	0	1	
		01	X <sub>4</sub>	1	1	0	
ab	cd	11	1	1	X	1	
		10	1	1	1	1	
			12	13	15	14	
			X <sub>8</sub>	9	11	10	

g1

a	b	c	d
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1

$$d = \underline{a'd}$$

(Q)  $f = m(0, 1, 3, 5, 9, 13) + d(2, 4, 6, 7)$

$ab \swarrow cd$

ab	00	01	11	10
00	10	11	13	X <sub>2</sub>
01	X <sub>4</sub>	14	X <sub>7</sub>	X <sub>6</sub>
11	12	12	15	14
10	8	19	11	10

g1

g2

a b c d	a b c d
0 0 0 1	0 0 0 0
0 1 0 1	0 0 1 0
X 0 0 1	0 1 0 0
1 0 0 1	0 1 0 1
$\sum$	
c' d	a'
c' d	a'

g3

$$\boxed{f = c'd + a'c + a'd}$$

a	b	c	d
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1

$$\boxed{a' \quad d}$$

~~(\*)~~  $F = m(0, 1, 3, 5, 9, 12) + d(2, 4, 6, 7)$

Ans  $\rightarrow a' + bcd' + b'c'd$

ab	cd	00	01	11	10	11	10
00	00	1	1	1	X	1	1
01	01	X	1	1	X	1	0
11	11	1	1	1	1	1	1
10	10	1	0	1	1	0	1

g1

a	b	c	d
0	0	0	0
0	0	0	1
0	0	X	1
0	0	1	0

g2

a	b	c	d
0	0	0	0
1	1	0	0
1	0	0	0

 $b'c'd'$ 


a	b	c	d
0	1	0	0
0	1	0	1
0	1	1	0

g3

a	b	c	d
0	0	0	1
1	0	0	1

 $b'c'd$  $a'$ 


$$f = a' + bcd' + b'c'd$$



$$F = \overline{S}(1, 3, 5, 7, 9) + d(6, 12, 13)$$

ab	cd	00	01	11	10	
00		0	X	1	3	8
01		c	1	X	12	6
11		X	12	X	1	10
10		8	1	3	X	10

g1	g2
a b c d	a b c d
0 0 0 1	0 0 0 1
0 0 1 1	0 1 0 1
0 1 0 1	1 1 0 1
0 1 1 1	1 0 0 1
d'	d'



$$F = \overline{a}\overline{d} + \overline{c}\overline{d}$$

Q.  $f = \sum(1, 3, 4, 6) \rightarrow \text{POS}$

Q.  $a'b'c + a'b'c + abc' + ac' + b'c \rightarrow \text{mapping using boole map}$

Q.  $x + xy + yz \rightarrow \text{Canonical to SOP}$   
std SOP  $\rightarrow$  canonical

Q.  $f = \sum(0, 1, 4, 5, 6) + d(2, 3)$   
minimize using map.

$\sum(0, 1, 4, 5, 6) + d(2, 3)$

a	b	c	at 000	011	111	100
0	1	1	1	0	0	0
1	1	0	0	1	1	1

2/6

2/5 - 0

1-1

110

91

a	b	c
0	0	0
0	0	1
+	0	0
+	0	1

b'

$$f = b' + c'$$


92

a	b	c
0	0	0
1	0	0
0	1	0
1	1	0

c'

$$\begin{aligned}
 & (BC + A)(B + C)c + ABC' \\
 & (BC + A)(B + A'B'C) + ABC' \\
 & (BC + A)c + ABC' = BC + AC + ABC'
 \end{aligned}$$

61



(4)

$$x'y'z + yz + xz$$

 $\rightarrow$ 

$$z(x'y' + y + x)$$

$$z(x + y + x'y') \quad \text{by distribution law}$$

$$= z((x+y+x')(x+y+y')) \rightarrow \text{OR law}$$

$$= z((y+x+x') (x+y+y'))$$

$$= z((y+1) (x+1))$$

$$= z(1)(1)$$

$$= z \quad \text{answer}$$

$$F(A, B, C, D) = \sum m(1, 3, 4, 6, 8, 9, 11, 13, 15) + \sum d(0, 2, 14)$$

$$2^4 = 16$$

$a'b'$	$c'd'$	00	01	11	10
00	10	1	1	1	1
01	1	1	1	1	1
11	12	1	13	1	14
10	11	1	15	1	10

 $g_1$ 

a	b	c	d
0	0	0	0
0	00	1	0
0	0.	1	0
0	0	1	0

 $g_2$ 

a	b	c	d
1	1	1	0
1	1	1	1
1	0	1	0
1	0	1	1


 $a' b'$  $g_3$ 

a	b	c	d
0	0	0	0
0	00	1	0
0	1	0	0
0	1	1	0

 $g_4$ 

a	b	c	d
0	0	0	0
0	0	1	0
1	0	0	0
1	0	1	0

63



$a'b'd'$	00	01	11	10
00	1	1	1	3
01	1	5	7	1
11	12	13	15	X
10	1	8	9	11

g1

a	b	c	d
0	0	0	0
0	0	0	1
0	0	1	1
0	0	X	0

 $a' b'$ 

g2

a	b	c	d
1	1	0	1
1	1	X	1
1	0	0	1
1	0	X	1

 $a' b' c' d$ 

g3

a	b	c	d
0	0	0	0
0	0	0	0
0	X	0	0
0	X	0	0
0	1	1	0

 $a'$  $b'$  $d'$  $b' c'$ 


g4

a	b	c	d
0	0	0	0
0	0	0	1
1	0	0	0
1	0	0	1

 $b' c'$ 

$$F = a'b' + ad + cd' + b'c'$$

$\downarrow$        $\downarrow$        $\downarrow$        $\downarrow$   
 a'      b'      c'      d'



$$\star A'B'C + AB'C + ABC' + ABC$$

$$\underline{A'B'C + AB'C + AB(C+C')}$$

$$\underline{A'B'C + AB'C + AB}$$

$$A'B'C + A(B+B'C)$$

$$A'B'C + A(CB+U)$$

$$A'B'C + AB+AC$$

$$B(A+A'C)+AC$$

$$B(A+C)+AC$$

$$\underline{AB+BC+AC}$$

$$\checkmark (21.8 \cdot 6)_{10} \Leftarrow 0/8$$

$$\begin{array}{c} 16 | 218 \\ \hline & \rightarrow D \\ & \rightarrow A \end{array} \quad (DA.99 - 18)$$

$$6 \times 16 = 96 \quad | = 9$$

$$6 \times 16 = 9 \cdot 6 \quad - 9$$

$$\textcircled{1} \quad \underline{A'B'C + AB'C + ABC' + ABC + ABC + ABC}$$

$$BCC(A'+A) + AB'C + ABC + ABC' + ABC$$

$$B(1) + A'C(B'+B) + AB(C'+C)$$

$$\underline{[BC+AC+AB]}$$

$$(ABC)'(A+A'C+AC) \Rightarrow (ABC)'(A+A'C+AC+C')$$

$$\Rightarrow (ABC)'(A+A'C+AC)$$

$$(ABC)' \bullet A(I+C'+C) \Rightarrow (ABC)'A \Rightarrow (ABC)'A = AA'B'C' = 0$$

(Pyo)  $ab + (ac)' + ab'c(ab + c)$

$$= ab + (ac)' + 0 + ab'c$$

$$= a(b + b'c) + (ac)' \quad \boxed{\therefore A + A'B = A + B}$$

$$\Rightarrow a(b + c) + (ac)'$$

$$\rightarrow ab + ac + (ac)'$$

$$\rightarrow \begin{matrix} a & a' \\ \oplus & \end{matrix} ab + \begin{matrix} a & a' \\ \parallel & \end{matrix} ac + \begin{matrix} a & a' \\ \parallel & \end{matrix} (ac)'$$

$\rightarrow (1)$

(Pyo) (1)  $A'BC + AB'C + ABC'd + ABC$

(2)  $(ABC)'(A+C)(A+C')$

(3)  $F(P, Q, R) = P'Q + QR' + QR + PQ'R'$

(4)  $f(x, y, z) = x'y'z' + x'y'z + x'yz + xyz'$

(3)  $P'Q + QR' + QR + PQ'R'$

$$P'Q + Q(R + R') + PQ'R'$$

$$P'Q + PQ'R' + Q$$

$$PQ'R' + P'Q + Q \Rightarrow PQR' + Q(P' + 1) = \boxed{PQR' + Q}$$

distribution

(4)

$$x'y'z' + x'y'z + x'y.z + xy.z'$$

$$x'z'(y' + y) + y(x'z' + xz')$$

$$\boxed{x'z' + y(z' + z)}$$

$$Q + (PQR') \Rightarrow (P + Q)(Q + Q)(Q + R)$$


$$(P + Q)(Q + R')$$

$$PQ + PR' + Q + QR'$$

$$PR' + PQ + Q$$

$$\boxed{PR' + Q}$$


answer



Combinational circuits: It is a circuit in which we combine different gates to ~~realise~~ <sup>realize</sup> a function circuits.


characteristic of Combinational circuits:

- i) It can have  $n$  number of inputs and  $m$  number of outputs.




- ii) The output of Combinational circuits at any instance depends only on the levels present at the input terminals.

- iii) They do not use memory.




- \* Half adder: It is a Combinational circuit with two inputs and two outputs, it is designed to add two single bit binary numbers, it has two

Outputs sum and carry.





truth table

A	B	S	C	XOR & AND gates
0	0	0	0	
0	1	1	0	
1	0	1	0	$\oplus = A \oplus B$
1	1	0	1	$\ominus = A \cdot B$



\* Limitations Of Half Adder: because it can take only two inputs so there is no provision to handle the carry output.

\* Full adder: It is a combinational circuit with three input or two output. It is designed to add two single bit binary numbers. It has two outputs Sum and Carry, and three input A, B & carryin.



Carry input

for sum

Sum  
Carry

A	B	C'm	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-map

a\ b\ c\	00	01	11	10
0\	1	0	1	0
1\	0	1	0	1

zig-zag pattern

zig-zag pattern

common  $[a \oplus b \oplus c]$  } find all variables  
 let's  $\oplus$  XOR  $\ominus$  NOT /

	g1	g2	g3
$\Rightarrow a$	$d'bc$	$a'bc$	$g3$
$\Rightarrow b$	$001$	$010$	

$\Rightarrow b'c' \cdot d'bc$

XOR

$\rightarrow a'b'c' + a'b'c + abc + a'bc'$

XNOR

$b'(a'd+a'c) + b(a'd+c')$

let  $a = a \oplus c$

$= b'(a \oplus c) + b(a \oplus c)'$

$\rightarrow b'(a \oplus c) + b(a \oplus c)'$


$\Rightarrow a \oplus b$   
 $\Rightarrow a' \oplus c \oplus b$  equation for sum

for carry

69

+


a	b	c	00	01	11	10
0	-	0	1	1	8	2
1	+	1	1	1	1	6



g1	g2	g3
a b c	a b c	a b c
0 1 1	1 0 1	1 1 x
+ 1 1	1 x 1	1 1 0
bc	ac	ab

$$f_y = ab + b(c+a) \quad \text{convention for carry output}$$

draw the circuit



## Combinational Circuits

$$S = a \oplus b \oplus c$$

$$\cdot y = ab + b(c+a)c \quad \text{full adder (not use in industry purpose)}$$

$$ab + ac(b+b') + bc(a+a')$$

$$ab + abc + ab'c + abc + a'b'c$$


$$= ab + abc + ab'c + a'b'c$$

$$= ab + abc + ab'c + a'b'c$$

$$= ab + c(ab' + a'b)$$

$$\Rightarrow ab + c(a \oplus b)$$


full adder diagram




\* Parallel Adder: It is a digital circuit capable of finding the arithmetic sum of two binary numbers, that are greater than one bit in length. It consists of full adder connected in a chain.

What is the need of parallel adders needed for high-speed arithmetic operations in digital system? 71



- Microcontrollers • Cpus
- Epus • Dps



A n bit parallel adder requires n full adder.



parallel adder




$C_{out} =$

$$\Rightarrow [10110]$$

\* Serial Adder: A serial adder consists of a single full adder and several shift registers, two shift registers are used to hold the numbers ( $a, b$ ) and one shift register is used to store the sum.

Advantage: As there is only a single full adder so they are economical, efficient and simple to build.



A	B	S	C
1011	0011	0	1
101	001	1	1
10	00	1	0
1	0	1	0


It is economical because it uses less resistors (memory) and it has less delay than any other register (memory). It is faster than adder.

CLA

(Magnitude)

Carry look ahead adder 73


Design



Need:

Carry look ahead adder and what is the need of adder?

$a_3 \downarrow b_3 \quad a_2 \downarrow b_2 \quad a_1 \downarrow b_1$



Carry look ahead adder is a CLA reduces a propagation delay by introducing a complex hardware. It removes the dependencies between the adders and enhance the performance of calculation in advance.

	A	B	$C_{in}$	S	$C_{out}$	
0	0	0	0	0	0	No carry generate
0	0	1	1	1	0	
0	1	0	0	1	0	
0	1	1	1	0	1	carry propagate
1	0	0	0	1	0	
1	0	1	0	0	1	
1	1	0	0	0	1	carry generate
1	1	1	1	1	1	

$$P = a \oplus b$$

$$G_1 = a \cdot b$$

$$C = G_1 + CP$$

$$C = ab + C_{in}(a \oplus b)$$




~~DETAILED EXPLANATION~~

$$\rightarrow C = G_1 + C_{in}(P)$$

$$C_1 = q_0 b_0 + c_i m (q_0 \oplus b_0)$$

$$\begin{array}{r} 101 \\ + 110b_0 \\ \hline \end{array}$$

$$C_1 = 1 \cdot 0 + 0 \cdot 1 = P_0, C_2$$



$$C_2 = q_0 b_0 + c_i m (q_0 \oplus b_0)$$

$$C_2 = q_1 b_1 + c_1 (q_1 \oplus b_1)$$

(QNS) What is the advantage of & disadvantage of CTA.


- a) i) faster reduce propagation delay.
- d) ii) costly, complex.

Needs of ~~full~~ adders: Adders are essential for performing arithmetic operations on digital computers. They are used in the arithmetic logic unit (ALU) which is the part of the CPU that performs all arithmetic and logical operations. It also uses in memory management unit and floating point unit.



## Multiplexor / Demultiplexor (mix) Demul

Multiplexor : It is the combinational circuit that has many inputs and one output, it has select lines which are used to select which input line to send to the output.





Truth table


S1	S0	y	$y =$
0	0	I0	
0	1	I1	
1	0	I2	
1	1	I3	

$$y = S_1 \cdot S_0 \cdot I_0 + S_1 \cdot S_0 \cdot I_1 + S_1 \cdot S_0 \cdot I_2 + S_1 \cdot S_0 \cdot I_3$$

Use of Multiplexor : Communication system, computer system, industrial systems, consumer electronics.



Demultiplexor : It is the combinational



circuit that has

many outputs and

single input, it

has select lines,

is used to distribute

the input signal to one


of the output lines,

it have select lines which is used to select which output line send to the input.

(Q8)

Design an 8x1 Multiplexer using 4x1 and 2x1 multiplexers.

Inputs		Output	
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	y
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>



~~Answer~~  
new  
Date: 20-7-2022  
Page No. 12

## Truth table

12

28

G

S1	S0	X0	Y1	Y2	Y3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$Y_0 = S_1 S_0 I$$

$$Y_1 = S_1 S_0 I$$

$$Y_2 = S_1 S_0 I$$





$$Y_3 = S_1 S_0 I$$

Ckt - Diagram

I


S1

S0



Use of Demultiplexer: Data distribution,  
Serial to parallel conversion, Data  
alignment.

(\*)

Encoder/Decoder Encoder & Decoder

Convert a set of input signals into a single output signal, typically in the form of a binary code.

0:2

8:3

16:4

Application of Encoder

① Data compression.

② Analog to digital signal.

Input

Output


I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	y <sub>1</sub>	y <sub>2</sub>
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


At time t1 as 1 input shift;

$$y_1 = I_2 + I_3$$


$$y_2 = I_1 + I_3$$

Circuit diagram





Decoder : Decoder performs the opposite operation, converting ~~a binary code signal~~ into a set of output signals.



I<sub>0</sub> T.T. O/P

I <sub>0</sub>	I <sub>1</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>	y <sub>4</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




$$y_4 = I_0 \cdot I_1$$


$$y_3 = I_0' \cdot I_1$$

$$y_2 = I_0 \cdot I_1'$$

$$y_1 = I_0' \cdot I_1'$$




Q. in final



81

8:3 in encoder

T.T




$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	<del><math>I_8</math></del>	$y_1$	$y_2$	$y_3$
1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	1	0	1
0	0	0	0	0	0	1	0	0	1	1	0
0	0	0	0	0	0	0	1	0	1	1	1

$$y_1 = I_4 + I_5 + I_6 + I_7$$

$$y_2 = I_2 + I_3 + I_6 + I_7$$

$$y_3 = I_1 + I_3 + I_5 + I_7$$





## Parity checker

parity bit: A parity bit or parity check ~~bit~~ is a bit added to a string of binary data to insure that no. of ones (1s) in the data must be even or odd. It is used for error detection.

It is of two types:

- i) even parity      ii) odd parity



even parity checker.

	A	B	C	Pd	PEC	Q
0	0	0	0	0	0 (correct)	0
1	0	0	0	1	1 (error)	1
2	0	0	1	0	1	0
3	0	0	1	1	0	1
4	0	1	0	0	1	0
5	0	1	0	1	0	1
6	0	1	1	0	0	0
7	0	1	1	1	1	1
8	1	0	0	0	1	0
9	1	0	0	1	0	1
10	1	0	1	0	0	0
11	1	0	1	1	1	1
12	1	1	0	0	0	0
13	1	1	0	1	1	1
14	1	1	1	0	1	0
15	1	1	1	1	0	0

	$a'b$	$b'd$	$00$	$01$	$11$	$10$
	$0d$			1	1	1
$0'1$		1	1	1	1	1
$11$		1	1	1	1	1
$10$	1	1	1	1	1	1

 $\oplus$  $\otimes$  $\oplus$  $\otimes$ 

$$a b c \oplus \\ 0 0 0 1$$

$$a'b'c'd$$

$$a b c \oplus \\ 0 0 1 0$$

$$a'b'c'd'$$

$$a b c \oplus \\ 0 1 0 0$$

$$a'b'c'd'$$

$$a b c \oplus \\ 0 1 1 1$$

$$a'b'c'd$$

$$a b c \oplus \\ 1 1 0 1$$

$$a b c'd'$$

$$a b c \oplus \\ 1 1 1 0$$

$$a b c \oplus$$

$$a b c \oplus \\ 1 0 0 0$$

$$a b' c' d'$$

$$a b c \oplus \\ 1 0 1 1$$

$$a b' c d$$

$$\text{anser} = (a \oplus b) \otimes (c \oplus d)$$

$$a b c \oplus \\ 1 0 1 1$$

$$a b c \oplus \\ 1 0 1 1$$

$$a b c \oplus \\ 1 1 1 0$$

$$a b' c' d'$$

$$a b' c d$$


$$y = a'b'c'p + a'b'cp + a'b'c'p' + a'b'cp' + abc'p + abc'p' + ab'c'p' + ab'cp$$

$$(p = d)$$

$$y = a'b'[c'p + cp] + a'b[c'p' + cp] + ab[c'p + cp'] + ab'[c'p' + cp]$$

$$+ ab'[c'p' + cp]$$

## Circuit diagram



$$(a \oplus b) \oplus (c \oplus p)$$

$$y = a'b' [c \oplus p] + a'b [c \odot p] + ab [c \oplus p] \\ + ab' [c \odot p]$$

$$y = a'b' [c \oplus p] + ab [c \oplus p] + a'b [c \odot p] + ab' [c \odot p]$$

$$y = (c \oplus p) [a'b' + ab] + \cancel{(c \odot p)} (a'b + ab')$$

$$y = (c \oplus p) [a \odot b] + (c \odot p) (a \oplus b)$$


$$y = \underbrace{(c \oplus p) (a \oplus b)}_a + \underbrace{(c \odot p) (a \oplus b)}_b$$

$$\boxed{\cancel{a} b' + \cancel{a}' b \Rightarrow a \oplus b \therefore} \quad [c \oplus p = d]$$

$$y = (c \oplus p) \oplus (a \oplus b)$$

$$\boxed{y = (a \oplus b) \oplus (c \oplus d)}$$

$$\boxed{y = (a \oplus b) \oplus (c \oplus d)}$$




(\*)

## Sequential circuit

(\*)

Sequential circuit : Combinational circuit does not use any memory hence previous state of input does not have any effect on circuit but sequential circuit has a memory so this type of circuit uses previous input and previous output.



(\*)

Explain the concept of memory in sequential circuits.

→ The concept of memory in sequential circuits is realized through flip-flops which are basic storage elements. These memory elements can store binary information (0s & 1s) and can be used to hold the current state of the circuit.

**AA** Flip flop : It is a binary storage device, it can store binary bit either 0 or 1

### ① Types of flip flop




- ①  $\hookrightarrow$  SR FF / Set Reset FF
- ②  $\hookrightarrow$  JK FF / nor
- ③  $\hookrightarrow$  D FF / Direct FF
- ④  $\hookrightarrow$  T FF / Toggle

① SR flip flop : The SR flip-flop has two inputs (set and reset), and two outputs,  $Q_n$  and  $Q_m$ . When S input is high, the output  $Q_n$  is set to high, when R input is high, the output  $Q_m$  is reset to low.

# latch

86

ns



$$Q_0 = 0$$


$$Q_2 = Q_0 = 1$$

$$Q_0 = 0 \rightarrow Q_0' = 1$$

$$Q_0 = 1 \rightarrow Q_0' = 0$$


$S$	$R$	$Q_0$	$Q_1$	$Q_2$	$Q_0' = 1$	
0	0	0	0	0	1	memory state
0	0	0	1	1	0	-
0	1	0	0	0	1	-reset state
0	1	1	1	0	0	-
1	0	0	0	1	1	$\rightarrow$ set
1	0	1	1	1	0	-
1	1	0	x	x	x	(invalid)
1	1	1	x	x	x	x

~~JK~~ JK flip-flop is similar to the SR flip-flop, but it has an additional JK flip flop  $\Rightarrow$  J input; when the J and K inputs both are high, the flip-flop toggles its state.



J	K	Q <sub>m</sub>	Q <sub>m+1</sub>
0	0	0	memory state
0	0	1	memory state
0	1	0	Reset 0
0	1	1	Set 1
1	0	0	Set 1
1	0	1	Reset 0
1	1	0	Toggle
1	1	1	Toggle


(\*) T flip flop : T flip-flop is a simplified version of the JK flip-flop. It has a single input T and two outputs  $\phi_m$  &  $\phi_m'$  when the clock input is high & the output  $\phi_m$  is toggled.



T	$\phi_m$	$\phi_m + 1$	T	$\phi_m$	$\phi_m + 1$
0	memory state	$\phi_m$	0	0	0 ] memory state
1	Toggle state	$\phi_m'$	1	0	1 ] 37
					toggled

(\*) Race around condition : Race around condition in flip flops when clock pulse is applied, output changes when the input changes. But in JK flip flop when J and K are one and ~~clock~~ clock is high for a long period of time then the output  $Q$  will toggle as soon as the clock is high. This problem is called race around condition.

Q) flip flop : The D flip-flop has a single input D and two outputs Q and  $\bar{Q}$ . When the clock input is high, the output  $Q_m$  is set to the value of the D input.



D	$Q_m$	D	$Q_m$	$Q_{m+1}$
0	Reset	0	0	0
1	Set	1	1	1

→

				Reset State
0	0	0	0	
0	1	0	0	

				Set State
1	0	1	1	
1	1	1	1	

A) Race around condition : For J-K flip-flop, if  $J=1, K=1$  and if clock pulse = 1 for a long period of time, the output Q will toggle as long as the clock pulse is remain high which makes the output unstable or uncertain. This is called race around condition.

## ~~Mastor Slave FF~~

How master slave flip flop rectifies Race  
How to remove Race around condition.

Ans :-

(i)

If we reduce the clock high time then racing can be avoided.


(ii)

(ii)

Master slave flip flop.


(iii)

Master slave flip flop.




A master slave flip-flop rectifies the race around conditions by using two separate flip-flops. The first flip-flop called the master. The second flip-flop called the slave.

J	K	Q <sub>m</sub>	Q <sub>m+1</sub>	Q <sub>n</sub> race around condition is rectified.
1	1	0	1	
1	1	1	1	




PLFF

SR latch



SR ff




\* What are counters?

~~ans~~  $\Rightarrow$  It is a circuit which is used to count the pulses, it is a group of flip-flops with a clock signal apply, it is of two types.


(i) Asynchronous counter

(ii) Synchronous counter.  $\leftarrow$


2-bit Counter using Tff




Synchronous counter



Asynchronous:




Up Counter



starting from here

Down Counter



starting


from here

down

→ Asynchronous 2 bit Up Counter using Tff


ff = 2

Type = T, J, K



T →


LSB



clock	Q <sub>B</sub>	Q <sub>A</sub>
0	0	0
1	0	1
2	1	0
3	1	1

\* T → Asynchronous down Counter Using T ff.

MSB



Binary		
Clock	Q_B	Q_A
1	1	1
2	1	0
3	0	1
0	0	0
1	1	1

0-bit

\* 2-bit Synchronous up Counter using T ff

①  
②

Type = T ff = T

Excitation table




Present Q	Next Q	T
0	0	0
0	1	1
1	0	1
1	1	0

③ State table with excitation table

present state		next state		flip flop	
$Q_2$	$Q_1$	$Q_2'$	$Q_1'$	$T_2$	$T_1$
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

K - Map



$$\begin{array}{cc} Q_2 & Q_1 \\ \textcircled{0} & \textcircled{1} \\ \textcircled{1} & \textcircled{1} \\ Q_1 & \end{array}$$

for  $T_2$  flip flop(2) for  $T_1$  flip flopdesign  $\rightarrow$ 


State table  $\rightarrow$  Sym  $\rightarrow$  down counter

Previous State (Next State)				flip flop P	
$Q_2$	$Q_1$	$Q_2'$	$Q_1'$	$T_2$	$T_1$
1	1	1	0	0	1
1	0	0	1	1	1
0	1	0	0	0	1
0	0	1	1	1	1

K map



Step 4



Excitation Table

Previous $Q_m$	Next $Q_{m+1}$	T
1	1	0
1	0	1
0	1	1
0	0	0

Step -1 = Type = T

ff  $\Rightarrow$  12

Step 2

2-bit

Synchronous up down counter

MST



2-bit synchronous up counter using JKff


Step-1: No. of flip flops = 2

Type of flip flop = JK

Step-2 → Excitation table.

state	next state	ff	
Previous state	next state		
Q <sub>m</sub>	Q <sub>m+1</sub>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 3: State table:



$$m = 2 \\ 2-1 = 2-1 = 3$$





$$0 \rightarrow 1 \rightarrow 2 \rightarrow 3$$

$$S_0 \rightarrow S_1 \rightarrow S_2 \rightarrow S_3$$

$$\text{No of state} = 2^2 = 4$$

state table:

Previous States	Next States	flip flop		flip flop			
$Q_2$	$Q_1$	$Q_2^+$	$Q_1^+$	$J_2$	$K_2$	$J_1$	$K_1$
0	0	0	0	1	0	X	1
1	0	1	1	0	1	X	1
2	1	0	1	1	X	0	1
3	1	1	0	0	X	1	X




$$\bar{J}_2 \bar{Q}_1 = 1$$

Step 5

circuit diagram

$$J_2 = Q_1, \quad K_2 = Q_1' \quad J_1 = 1, \quad K_1 = 1$$



(PQ)

Describe synchronous and asynchronous counters.

Synchronous Counter: A synchronous counter is also known as a parallel counter. In the synchronous counter there are continuous clock input signals with flip-flops used to produce the output, it is faster than Asynchronous.

Asynchronous Counter: Asynchronous counter also known as the serial counter. In Asynchronous counters, different clock signals are used to produce the output. It is slower than synchronous.

(PQ)

Compare level and edge triggering of clock.  
Edge triggering

①

It allows a circuit to become active at the positive edge or the negative edge of the clock signal.

level triggering

It allows a circuit to become active when the clock pulse is on a particular level.

②

Example: flip-flop  
Counter

Example: Latches  
Memory cells

③

Application: Digital clocks

Application: Digital to analog converters.

⑩

It provides precise timing to control synchronous operations

It does not provide precise timing to control and typically used for asynchronous events

(PQ)

Differences b/w flip flop and latch:

flip flop

i) flip flop is edge-triggered

latch

latch is level-triggered

④

flip flops are synchronous.

latches are asynchronous.

⑤

It is used in Registers, counters, memory

It is used in asynchronous sequential logic.

⑥

It has a clock signal.

It does not have a clock signal.

(pyq)

Difference between combinational and sequential circuits.

Combinational circuit

① It's output depends on present inputs only

sequential circuit.

It's output depends on inputs and previous outputs.

② It does not have memory

It have memory.

③ It is not time dependent

It is time dependent.

perform

④ It is use for Arithmetic and Boolean operation.

It is use to Data storage, Sequencing events.

⑤ Examples: logic gates  
Encoder, decoder, address Multiplexer, Demultiplexer

Examples: flip flop, Counter, Registers Latch, memory chips.

⑥ It is easy to design than sequential circuit

It is harder to design than sequential circuit.

(pyq)

What is shift register? Describe shift register, Explain PISO and SIPO shift register.

~~Ans~~ A shift register is a device; it is a group of flip-flops connected in series used to store multiple bits of data.

Type of shift registers

① serial in serial out SR (SISO)

② serial in parallel out SR (SIPO) ✓

③ parallel in serial out SR (PISO) ✓


④ parallel in parallel out SR (PIPO)



(Q1) Explain the working of 3 bit shift register  
 Ans If the register is capable of shifting data bits either towards right hand side or towards left hand side is known as shift register. It is a group of flip-flop connected in series.

### SISO shift register

Serial in - serial out



Working :- We are


clk	input	Q3	Q2	Q1	
0	-	0	0	0	Sending '011' binary info
1	(LSB) 1	1	0	0	assume initial status of the
2	1	1	1	0	flip-flop from left most
3	(MSB) 0	0	1	1 (LSB)	to right most is
4	-	0	1	1	$Q_3 Q_2 Q_1 = 000$
5	-	-	-	0 (MSB)	The initial status of

the D ff in the absence of clock signal is  $Q_3 Q_2 Q_1 = 000$ .  
 The serial output is coming from  $Q_1$ . So the LSB (1) is received at 3 positive edge of clock and the MSB (0) is received at 5 positive edge of clock. Therefore 3 bit SISO shift register requires five clock pulses in total to produce the valid output.

Date: 1 / 1  
Page No.


101

draw the circuit of BCD adder and explain it.





$S_4$	$S_3$	$S_2$	$S_1$	$y$	$S_4 S_3$	$S_2 S_1$	$01$	$11$	$10$
0	0	0	0	0	00	00	0	1	3
1	0	0	0	1	00	01	1	5	7
2	0	0	1	0	01	11	12	13	15
3	0	0	1	1	01	11	12	13	14
4	0	1	0	0	10	10	8	9	11
5	0	1	0	1	10	11	0	0	0
6	0	1	1	0	10	11	0	1	1
7	0	1	1	1	10	11	1	1	+
8	1	0	0	0	10	11	1	1	0
9	1	0	0	1	10	11	1	1	1
10	1	0	1	0	11	11	0	0	0
11	1	0	1	1	11	11	1	1	1
12	1	1	0	0	11	10	1	0	0
13	1	1	0	1	11	10	1	0	1
14	1	1	1	0	11	10	1	1	+
15	1	1	1	1	11	10	1	0	0

$A_4 A_3 A_2 A_1$        $B_4 B_3 B_2 B_1$


 $C = S_4 + S_3 + S_2 + S_1$ 

$$y = S_3 S_4 + S_2 S_1$$


$$y = S_3 S_4 + S_4 S_2$$




SISO<sup>o</sup> Shift Register: This shift register allows serial input and produces a serial output is known as a Serial-in Serial-out shift register.




② SIPO<sup>o</sup>: This shift register allows serial input and produces a parallel output is known as the Serial-in Parallel-out shift register.



③ PISO shift register: This shift register allows parallel input and produces a serial output is known as a parallel-in serial-out shift register.



④ PIPO shift register: This shift register allows parallel input and also produces a parallel output is known as parallel-in parallel-out shift register.



Explain the working of gray code.

9 bit binary to gray conversion

(P18)

Design and implement 17 bit counter with  
reset. Explain its importance and its  
working.

	Truth				G3	G2	G1	G0	
	B3	B2	B1	B0	0.	0.	0	0	
0	0	0	0	0	0	0	0	1	to 15
1	0	0	0	1	0	0	0	1	
2	0	0	1	0	0	0	1	1	
3	0	0	1	1	0	0	1	0	for
4	0	1	0	0	0	1	1	0	0, 11, 14, 13, 19, 15)
5	0	1	0	1	0	1	1	1	16, 7, 8, 9, 10, 11)
6	0	1	1	0	0	1	0	1	9, 5, 10, 11, 12, 13)
7	0	1	1	1	0	1	0	0	5, 6, 9, 10, 13, 14)
8	1	0	0	0	1	1	0	0	
9	1	0	0	1	1	0	1	0	x G3
10	1	0	1	0	1	1	1	1	11 to 10
11	1	0	1	1	1	1	0	0	3 2
12	1	1	0	0	1	0	1	0	7 6
13	1	1	0	1	1	0	1	1	15 14
14	1	1	1	0	1	0	0	1	14 13
15	1	1	1	1	1	0	0	0	

B3 B2 B1 B0

1 1 0 0

1 1 1 0

1 1 1 1

1 0 0 0

1 0 0 1

1 0 1 1

1 1 0 0

1 1 1 0

1 1 1 1

$$G3 = B3$$

1 0 1 0

B3

table

i.e.

$$2^4 = 16$$

$$\text{Range} = 0 \text{ to } 15$$

K Map for

$$G_3 = \Sigma m(0, 9, 10, 11, 14, 13, 14, 15)$$

~~$$\text{Min - 2 } G_2 = \Sigma m(4, 5, 6, 7, 8, 9, 10, 11)$$~~

~~$$G_1 = \Sigma m(2, 3, 4, 5, 10, 11, 12, 13)$$~~

~~$$G_0 = \Sigma m(1, 4, 5, 6, 9, 10, 13, 14)$$~~

in diagram K map for  $G_3$

+ the

	$B_2$	$B_1$	$B_0$	00	01	11	10
00				0	1	3	2
01				4	5	7	6
11				12	13	15	14
10				18	19	11	10

$G_3$

$B_3 \quad B_2 \quad B_1 \quad B_0$

1 1 0 0

1 1 1 1

1 1 1 1

1 0 0 1

1 0 1 1

1 0 1 1

1 0 1 0

$$G_3 = B_3$$

$B_3$

		B1	B0	G12	
B3	B2	00	01	11	10
00		0	1	3	2
01		1	0	5	7
11		0	2	0	15
10		18	19	11	10

$$\begin{array}{l}
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 0 \quad + \quad 0 \quad 0 \\
 0 \quad + \quad 0 \quad 1 \\
 0 \quad + \quad 1 \quad 1 \\
 0 \quad + \quad X \quad 0
 \end{array}$$

$$\begin{array}{l}
 B_3 \quad B_2 \quad 0 \quad 0 \\
 | \quad | \quad | \quad | \\
 B_3 B_2 \\
 0 + B_3 + B_2
 \end{array}$$

$$\begin{array}{l}
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 1 \quad 0 \quad 0 \quad 0 \\
 1 \quad 0 \quad 0 \quad 1 \\
 1 \quad 0 \quad + \quad 1 \\
 1 \quad 0 \quad + \quad 0
 \end{array}$$

$$\begin{array}{l}
 B_3 \quad B_2 \\
 B_3 B_2 + B_3 B_2 \\
 G12 = B_3 B_2 + B_3 B_2 \\
 G12 = B_3 \oplus B_2
 \end{array}$$

G11 for G11

		B1	B0	G11	
B3	B2	00	01	11	10
00		0	1	1	2
01		1	0	1	6
11		1	2	1	15
10		8	9	11	10

$$G11 = B_2 B_1 + B_2' B_1$$

$$G11 = B_2 \oplus B_1$$

$$\begin{array}{l}
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 0 \quad 1 \quad 0 \quad 0 \\
 0 \quad 1 \quad 0 \quad 1 \\
 1 \quad 1 \quad 0 \quad 0 \\
 1 \quad 1 \quad 0 \quad 1 \\
 B_2 \quad B_1 \quad 0
 \end{array}$$

$$\begin{array}{l}
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 0 \quad 0 \quad 1 \quad 1 \\
 0 \quad 0 \quad 1 \quad 0 \\
 1 \quad 0 \quad 1 \quad 1 \\
 1 \quad 0 \quad 1 \quad 0 \\
 B_2' \quad B_1 \quad 0
 \end{array}$$

G70

		B1 B0	00	01	11	10
		B3 B2	00	01	11	10
			3	1	0	1
			4	15	7	6
			17	15	15	14
			8	12	11	10

g2

g1

B3	B2	B1	B0	B3	B2	B1	B0
0	0	0	1	0	0	1	0
0	1	0	1	0	1	1	0
1	1	0	1	1	1	1	0
1	0	0	1	1	0	1	0

B1 B0

B1 B0

$$G70 = B1 \bar{B}0 + B1 B0$$

$$\boxed{G70 = B1 \oplus B0}$$


$$G73 = B3$$

$$G72 = B3 \oplus B2$$

$$G71 = B2 \oplus B1$$

$$G70 = B1 \oplus B0$$

circuit diagram



H8 importance and uses

Error Reduction in A to D Conversion



communication system

Minimizing Glitching in Digital Circuits

(P/Q)

Design 2-bit synchronous Down Counter using JK flip flop.

Ans →

Step 1: Type = JK FF = 2

② Excitation table

S1 → No of ff = 2

Type of ff = JK  
Excitation

Previous state		Next state		ff
Qm	Qm+1	J	K	
0·1	1·0	X	0	
0·1	0·0	X	1	
0·1	1·1	1	X	
0	0	0	X	


State Table

Previous state		Next state		flip flop			
Q2	Q1	Q2 + Q1	J K	J K	J K	T1	K1
1	1	1 0	X	0	X	1	
1	0	0 1	X	1	1	1	X
0	1	0 0	0	X	X	X	1
0	0	1 1	1	X	1	1	X

K-MAP

$J_2$	$Q_1$	0	1
$Q_2$	0	1	0 01
1	X 10	0	X 11
1	X 10	X 11	1 11

$Q_2$	$Q_1$
0	0
1	0
1	1

$$J_2 = Q_1'$$

107

$J_1$	$Q_1$	0	1
$Q_2$	0	1 00	X 01
1	1 10	X 11	1 11
1	1 10	1 11	0 11

$Q_2$	$Q_1$
0	0
0	1
1	0
1	1

$$J_1 = 1$$

$K_2$	$Q_1$	0	1
$Q_2$	0	X 00	X 01
1	1 10	0 11	0 11
1	1 10	0 11	1 11

$Q_2$	$Q_1$
0	0
1	0

$$K_2 = Q_1'$$


$Q_1'$


$K_1$	$Q_1$	0	1
$Q_2$	0	X 00	1 11
1	X 10	1 11	1 11
1	X 10	1 11	1 11

$Q_2$	$Q_1$
0	0
0	1
1	0
1	1

$$K_1 = 1$$

$$\boxed{J_2 = Q_1'}, \boxed{J_1 = 1}, \boxed{K_2 = Q_1'} \quad \boxed{K_1 = 1}$$






(pgs)

Compare encoder &amp; decoder

- (i) It converts a set of input into a single output signal.

It converts a single input into a set of output signals.

(ii)



- (iii) Application: memory addressing, data selection

- (iv) Multiple input & single output

Application: synchronization delay.

multiple output to single input -

(pgs)

Compare decoder and demultiplexers with suitable block diagram.

decoder

- (i) Multiple inputs ~~and single output~~.

demultiplexer

single input

(ii)

- It converts coded input into a set of outputs.



It distributes a single input to multiple outputs.


(iii)

- App: memory system

App: communication system  
data routing.

(iv)





(P2)

Add following decimal perform subtraction  
and find 2's complement  $(101001)_2 - (001100)_2$

Step 1 → find 2's complement of  $(101001)_2$

$$\begin{array}{r}
 & 1 & 0 & 1 & 0 & 0 & 1 \\
 2'sc \rightarrow & 0 & 1 & 0 & 1 & 1 & 0 \\
 1'sc \rightarrow & & & & & + & 1 \\
 \hline
 & 0 & 1 & 0 & 1 & 1 & 1
 \end{array}$$

Step 2 → Add  $(010111)_2$  to  $(001100)_2$

$$\begin{array}{r}
 0 & 0 & 1 & 1 & 0 & 0 \\
 0 & 1 & 0 & 1 & 1 & 1 \\
 \hline
 \text{result} \rightarrow 1 & 0 & 0 & 0 & 1 & 1
 \end{array}$$

Step 3 if there will carry them  
omit it means leave it omit the carry  
and that will be your answer.

but in case of ~~if~~ No carry take 2's complement  
of result and put (-) symbol after taking 2's complement  
that will be your ans.

result → 100011

~~1'sc~~ 1'sc → 011100

$$\begin{array}{r}
 1'sc \rightarrow +1 \\
 \hline
 011101
 \end{array}$$

$$- 011101$$

(Q3) Add the following decimal numbers using BCD addition and verify your answer. 59.9 and 98.4

Note: ① sum  $\leq 9$ , final carry = 0 answer is ✓

② If sum  $\leq 9$ , final carry = 1 answer is X.

them add 6(0110)

③ Sum  $> 9$  final carry = 0 and is  X

add(0110)

$$\begin{array}{r} \overset{1}{9} \ 8 \ 4 \\ + 5 \ 9 \ 9 \\ \hline 1 \ 5 \ 8 \ 3 \end{array}$$

$$\begin{array}{r} \cancel{4} \\ 4 \end{array} \rightarrow \begin{array}{r} \cancel{0} \\ 0 \end{array} \quad \begin{array}{r} 8 \\ 0 \end{array} \quad \begin{array}{r} 4 \\ 1 \end{array} \quad \begin{array}{r} 2 \\ 0 \end{array} \quad \begin{array}{r} 1 \\ 0 \end{array}$$

1001100001.00

0101100110011

111-00011101

$\leq 9$        $= 9$        $> 9$

$\geq$   $<$   $\geq$

$\Rightarrow$   $\Leftarrow$   $\Rightarrow$  add 6 (0110)

1111000111011  
011001100110

000: 1 0 1 0 1 0 0 0 0 0 . 0 . 1 . 1


→ 1583

(3)

Implement full adder using two half adders and one OR gate.

$\Rightarrow$  we know that in case of full adder  $S = A \oplus B \oplus C$   
 $C = AB + BC + AC$


circut diagram:



So full adder using two half adder  
and one OR gate

in case of half adder

$$S = A \oplus B \quad C = AB$$



$$(A \oplus B)C + AB$$

$$(AB' + BA')C + AB$$

$$AB'C + A'BC + AB$$

$$\cancel{ABC} + A'B'C + AB \quad \left. \begin{array}{l} \text{S. : } \\ \text{A} + \cancel{AB} = A + B \end{array} \right\}$$

$$A'BC + AC(B'C + B)$$

$$A'BC + AC(B + C)$$

$$A'BC + AB + AC$$

$$A'BC + AC + AB$$

$$AB + C(A'B + A) \quad \left. \begin{array}{l} \text{S. : } \\ \text{A} + A'B = A + B \end{array} \right\}$$

$$AB + C(A + B)$$

$$AB + A \cdot C + BC$$

$AB + BC + AC$ . proved


PGS

Design 4 to 16 decoder with 2 to 4 decoder  
4x16 decoder using 2x4 decoder

and  $\exists$


$\exists p$   $\exists p$   $\exists p$

$$\text{No. of decoder} = \frac{\text{reqd out}}{\text{output}} = \frac{16}{4} = 4$$



## Diagram

Verify: ABCD  
1101




## truth-table

A	B	C	D	Output
0	0	0	0	$D_0 = 1$
0	0	0	1	$D_1 = 1$
0	0	1	0	$D_2 = 1$
0	0	1	1	$D_3 = 1$
0	1	0	0	$D_4 = 1$
0	1	0	1	$D_5 = 1$
0	1	1	0	$D_6 = 1$
0	1	1	1	$D_7 = 1$
1	0	0	0	$D_8 = 1$
1	0	0	1	$D_9 = 1$
1	0	1	0	$D_{10} = 1$
1	0	1	1	$D_{11} = 1$
1	1	0	0	$D_{12} = 1$
1	1	0	1	$D_{13} = 1$
1	1	1	0	$D_{14} = 1$
1	1	1	1	$D_{15} = 1$


# Analog to Digital

115



## \* Successive Approximation A/D Converter.

$V_i = 4V$  Analog input voltage



if  $V_i > V_d \rightarrow$  MSB set

$V_i < V_d \rightarrow$  MSB reset, Next bit set

$V_i = V_d \rightarrow$  Output

Digital outputs  
4 bits

$DP = 0100$

## \* Application of A/D & D/A Converters.

A/D  $\Rightarrow$  ① Sensors ② Audio & video processing


D/A  $\Rightarrow$  ① Audio and video playback

② Motor control


# Digital to analog

## R-2R Ladder D/A C

116



Digital inputs



$$\text{formula} = \frac{V_0 \times 2^0 + V_1 \times 2^1 + V_2 \times 2^2 + V_3 \times 2^3}{2^n} \quad \text{where } n \text{ no. of bits}$$

↓  
5V

Let's take an example: 0101.

$$VA = 16 \times 2^0 + 0 \times 2^1 + 16 \times 2^2 + 0 \times 2^3 \\ 2^4$$

$$VA = \frac{16 \times 1 + 0 \times 2 + 16 \times 4 + 0 \times 8}{16}$$

$$VA = \frac{16 + 0 + 64 + 0}{16}$$

$$VA = \frac{80}{16} = 5V$$

$$\boxed{VA = 5V}$$

Thus analog output is 5V for binary 0101.