

Computer Architecture and Microprocessors (PCIT-108)

Part-A

1. Basic Computer Organization and Design: Instruction Codes, Computer Registers, Computer Instructions, Timing and Control, Instruction Cycle, Memory Reference Instructions, I/O and Interrupt, Design of Basic Computer, Design of Accumulator Logic [5 Hours]

2. Programming the Basic Computer: Machine Language, Assembly Language, Assembler, Program Loops, Programming Arithmetic and Logic Operations, Subroutines, I/O Programming [4 Hours]

3. Central Processing Unit: General Register Organization, Stack Organization, Instruction Formats, Addressing Modes, Data Transfer and Manipulation, Program Control, Reduced Instruction Set Computer, Complex Instruction Set Computer [5 Hours]

4. Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction Pipeline, RISC Pipeline, Vector Processing, Array Processors [5 Hours]

Part-B

5. Memory Organization: Memory Hierarchy, Main Memory, Auxiliary Memo, Associative Memory, Cache Memory, Virtual Memory, Memory Management Hardware [5 Hours]







→ 8085



Multiprocessors: Characteristics of Multiprocessors, Interconnection Structures, Interprocessor Arbitration, Interprocessor Communication and Synchronization, Cache Coherence [4 Hours]


6. Microprocessor and Microcontroller: 8051 Architecture, Pin Diagram of 8051, External Memory Interfacing, Stacks, Interfacing 8051 to LCD, Parallel and Serial ADC, DAC, Stepper Motor Interfacing and DC Motor Interfacing [8 Hours]

Applications and Trends of Microprocessor Technology: Memory and MPU Design, Development and Troubleshooting Tools, High-End-High-Performance Processors, Embedded Systems [4 Hours]

diff b/w Computer Architecture and Computer Organization

(1)	parameters	Computer Architecture	Computer Organization
Work	what the computer do	How the computer will do.	
Design issue	design	High level design issue	Deal with low level design issue
Attribute	what involves	Designing is is attribute utilization of the resource makes and planned manner.	the resource makes and planned manner.
Example	IP →  → S IP →  → C	IP →  → D IP →  → C	IP →  → D IP →  → C
View	it provide external view of the system	it provides internal view of the system.	
		* CA and IO provide CL with systematic approach to deriving solution to any problem.	
		* Diff hardware / software	
		* Diff b/w system program / Application program	
		* what is CA and CO	


Diff b/w		2	3
(a)	Von Neumann Architecture and Harvard Architecture		
	Von		
	Harvard A		
program memory (ROM)	Von Neumann Arc	Harvard Arc	
data memory (RAM)	Data & program stored in the same memory	Data & program stored in the separate memory	
memory type	RAM for data & program	RAM → Data memory ROM → Program memory	
buffer	Common Bus	Separate data Bus and address Bus.	
program execution	program execution serially & take more cycles.	program execution parallel & take less cycle.	
Machine	Machine takes more machine cycle.	Machine takes less machine cycle.	
control signal	less control signal	more control	
Space	less space	more space	
cost	less cost	more cost	
Ex -	Digital signal processor	Modern microcontrollers	
Type of Control signals	Memory read read Memory write write	DATA → Memory Read & IV Program → memory Read	



(6)


Address field : It contains the location of operand that is register/memory.

* Mode Bit : M specifies how the operand will be located.



* Instruction Code : An instruction code is a group of bits that instruct the computer to perform a specific operation. There are three addressing modes used for address portion of instruction code.

① Direct add effective address (Target address)



② Indirect add

111111 1110

③ Immediate operand

111111 1110

(7)

What is effective address


* What is inside in effective address.

In effective address there is target address of the operand.

* How to write a instruction

$$AC \leftarrow AC + M[AR] \quad \begin{matrix} \text{memory address of address} \\ \text{register} \end{matrix}$$

Accumulator




A basic Computer has three types of instruction code formats.


① Memory reference instruction : In memory reference mode 12 bits of memory is used to specify the address and 1 bit is used to specify the addressing mode (I). 0,1 (000-110)

② Register reference instruction : The register reference instruction is represented by

the opcode 111 with 0 in the left bit of the instruction






(iii) I/p implying : The I/P is represented by the opcode to be 111 and the 1 in the left most bit of the instruction. \rightarrow indirect address



Computer register : Register is memory element which is used to store the temporary data , it is made of flip-flops .

Types of Computer register




reg.name	Reg.-symbol	No of Bits	function
Address register	AR	10 Bits (0-11)	It stores the address of second operand
Data register	DR	16 Bits (0-15)	It provides data whole instruction
Accumulator	AC	16 Bits (0-15)	It holds the intermediate data
Program Counter	PC	12 Bits (0-11)	It stores address of the instruction
Instruction register	IR	16 Bits (0-15)	It stores the complete instruction format
Temporary register	TR	16 Bits	It holds the temporary data
Input register	IR	minimum 8 bits max 16 per requirement	It takes information from the user
Output register	OR	minimum 8 bits max 16 per requirement	It prints the output on the monitor, printer


Q. 12 marks: Write a program to add two bits no, whose sum is 10 bits.

Memory Address	Machine code	Alphanumeric address	Opcode/Half address	Mnemonic	Comments
9000	3E	opcode	MVI A	Moves the data to be inputted to AC.	
9001	02	Data	02H	—	The data entered here will be inputted to the
9002	06	opcode	MVI B	This moves the inputted data to register B	
9003	02	Data	02H	—	Data entered here will be stored in register B
9004	80	opcode	ADD B	A=A+B adds contents of AC and B then stores it in AC.	
9005	32	opcode	STA 9502	Stores the contents of AC to specific memory location.	
9006	02	Address L	—	Address of lower Bits	
9007	95	Address H	—	Address Higher Bits	
9008	76	opcode	HLT	Stops the program	


Explain:

- Step-1 : Press RESET
- Step-2 : Press Exec mem
- Step-3 : Insert 9000 address to move the data to AC and press next.
- Step-4 : Put the data which you want to perform operating at 9001 address this data will be go to the AC and press next. (07)
- Step-5 : at 9002 this moves the second data to register B.





~~Ques~~ Draw And Explain the Architecture of the 8085



15

Fetch cycle

- Start Sequence Counter to zero before fetching.
- and timing pulse start from T₀ during T₀ the instruction which are present in program counter place that instruction into address register.
- After that Program counter will be incremented by 1.

Decode cycle

- After fetching the instruction, decode the instruction during pulse T₂.
- what operation has to be performed that is stored in IR(12-14) and address of operand at IR(0-11) and whether the address is direct or indirect that is in IR(15).
- decode the op code of instruction.

Decision cycle & Execute cycle

- At T₃
- Before Execute we have to take decision whether the data is 0 or 1 from 000-110 if it will 0 and if it will 111 so Data will be D7 memif 1
 - ① Let's consider D7 = 0
 - D7 = 0 mean it is memory reference
 - After that it will check whether I is 0 or 1
 - if I = 0 memif direct address so do nothing
 - execute the memory reference instruction
 - make make sequence counter to Sc → 0

- If the $I = 1$ means indirect address then place ~~make~~ the effective address into address register.
- After that execute memory reference instruction make sequence counter to zero.
- Again let's consider when $D7 = 1$
- If $D7 = 1$ it will check I whether it is 0 or 1
- If the $I = 0$ means it is register reference
- After that execute register-reference instruction and make sequence counter to 0 →
- If $I = 1$ means Input/output instruction
- After that Execute the input-output instruction and make the sequence counter to zero.

(2M) Demonstrate the execution of the following instructions

- i) LDA addr ii) ADCx iii) CMA iv) PUSH xp.

i) LDA addr (Load Accumulator): This instruction loads the accumulator with the content of the memory location specified by the address 'addr'.

Ex → if 'LDA 2000' → it loads the accumulator with the content of memory location 2000.

ii) ADCx (Add with carry): This instruction adds the contents of register 'x' along with the content of the accumulator.

Ex → 'ADC B' it adds the content of register B to the accumulator.

iii) CMA (Complement Accumulator): This instruction flips the contents of the accumulator.

Ex → if Ac has 10101010 and After CMA → it becomes → 01010101.


iv) PUSH xp (Push register pair onto the stack):

This instruction pushes the content of the register pair 'xp' onto the stack.

Ex → if 'PUSH BC' it pushes the content of registers B and C onto the stack.

Ques → Draw the Architecture of the 8085 microprocessor.

17/9



18

Microprocessor is of 8-bit introduced in 1971. Its actual name is 8085A. It contains 6200 transistors approx. 26¹⁶. Dimensions are 16.4mm x 22. It is having 40 pins dual inline package.

The architecture of 8085 microprocessor consists of several components including Accumulator, registers, program counter, stack pointer, instruction register, decoder, flag register, data bus, address bus and control bus ALU.

- * **Multiplexer**: Microprocessor have 6 general purpose registers B, C, D, E, H, L which can be each of 8 bits that can be used as 16 bit pair register BC, DE and HL only combine with each other. These registers are used to store memory addresses and data along with that there is also X and Y temporary register but it cannot be used by programmers each of 8 bit.
- * **PC** → In multiplexer SP and PC, INC/DEC are used. The program counter is a 16-bit register that contains address of the next instruction after fetching one instruction. PC is incremented by 1.
- * **INC/DEC**: Instead of increment & decrement the memory location by 1.
- * **SP** → Stack pointer is a 16-bit register that is used to manage the stack and store data temporary. It is also used to keep track of the top of the stack.
- * **Data bus**: The data bus is an 8-bit bus that is used to transfer data between the microprocessor and memory.

19

Address buffer: The content stored in the stack pointer and program counter is loaded into the address buffer and address data buffer to communicate with CPU.

- * **Address buf**: Address buf is a 16-bit bus that is used to address memory loc and other devices. also it is used to select the memory location that the microprocessor wants to access. (A15 - A8) AB
- * **Control bus**: Control bus is a set of signals that controls the operations of CPU including read, write, reset, interrupt operations. (AD7 - AD0) DB
- * **Instruction register**: Instruction register is an 8-bit register that contains the current instruction that is being executed.
- * **Instruction Decoder**: Instruction decoder is used to decode the instruction coming from instruction register.
- * **Timing and Control unit**: It provides timing and control to the microprocessor to perform operations. Timing and control signals are: READY, RD, WR, ALE, S0, S1, IO/M, RESET IN, RESET OUT, HLDA, HOLD.
- * **Accumulator**: It is an 8-bit register used to perform arithmetic, logical I/O & load/store operations. It is connected to internal data bus & ALU.
- * **Temp register**: It is an 8-bit register, which holds or any temporary data of arithmetic and logical operations.
- * **Flag register**: Flag register is an 8-bit register that contains status of the result. These flags include
 - (1) sign flag @ zero flag (2) parity flag (3) carry flag (+ve, -ve) (even, odd) (4) overflow flag (2 bits)

* Arithmetic and logic unit (ALU): As the name suggest, it performs arithmetic and logic operations like addition, subtraction, AND, OR etc. ALU is of 8 bit.

* Interrupt control: As the name suggests it controls the interrupt process during a process. When a microprocessor is executing a main program and whenever an interrupt occurs, the microprocessor shifts the control from the main program to process the incoming request. After the request is completed, the control goes back to the main program.

There are 5 interrupt signals ① INTR ② RST 7.5


/ ③ RST 6.5 ④ RST 5.5, ⑤ TRAP

Priorities of interrupt \rightarrow TRAP > RST 7.5 > RST 6.5 > RST 5.5 > INTR

* Serial Input/Output control: It controls the serial data communication by using SID and SOD. The SID pin is used for serial I/O communication. The SOD pin is used for serial output communication.

Q PIN Diagram of 8085 microprocessor:

Microprocessor introduced in 1977. It is of 8-bit type, its actual name is 8085A. It contains 6000 transistors. Approx. dimensions are 16.4mm \times 22.2mm. It is having 40 pins Dual inline package. $T_{ba}cdP \Rightarrow [abcd]P$



1. Data Bus (AD₀-AD₇): This is 8-bit bidirectional bus which transmits and receives data between the microprocessor and memory or I/O device.

2. Address Bus (A₀ - A₁₅): These 16-pins carry 2 memory addresses and I/O port address during different operations.

(xxe)

3. Crystal input (1+2): These two pins are connected to an external crystal or resonator that maintains internal frequency of microprocessor.

4. Reset out (3): This signal indicates that the microprocessor unit is being reset. The signal can be used to reset other devices.

5. Serial Input/Output (4-5):

SID: Serial input data is a data line for serial input. It takes data from AC using RIM.

SOD: Serial output data is a data line for serial output. It takes 1 bit from AC to serial port 8085.

6. Power supply & clock frequency:

- VCC (40): +5V power supply to drive the IC of 8085.

- VSS (20): Ground reference or ground connection for Up (comes to discuss various types of interrupts in 8085).

7. Interrupts: 8085 has five interrupt signals that are used to interrupt a program execution.

~~Interrupts~~ (i) TRAP (ii) RST 7.5 (iii) AST 6.5 (iv) RST 5.5

vectorable (v) INTR

priority of interrupt.

Non maskable interrupt TRAP > RST 7.5 > RST 6.5 > RST 5.5 > INTR > Non vectorable.

(i) TRAP: It is non maskable interrupt.

- It has highest priority.

- TRAP is used for power failure and emergency shutdown. \rightarrow Power failure system reset.

- RST 7.5: It is maskable interrupt.
- It has the second highest priority, it is positive edge triggered only.

\rightarrow Real time clock update.

- RST 6.5: It is maskable interrupt. It has third highest priority, it is level triggered only. \rightarrow I/O operations or data transfer.

- RST 5.5: It is a maskable interrupt. It has the fourth highest priority. It is also level triggered. This interrupt is very similar to RST 6.5. \rightarrow background processes.

- INTR: It is a maskable interrupt. It has the lowest priority, it is a general purpose interrupt ~~and request signal~~ and request signal.

- INTA: It is an interrupt acknowledgement signal sent by the microprocessor after INTK is received. It is an active low signal.

Timing & Control signals:

- HLDA: HLDA stands for Hold Acknowledge. The Up leg this pin to acknowledge the HOLD signal.

- HOLD: It indicates that another device is requesting the use of address and data bus. The microprocessor stops using the address and data bus and releases after finishing the current cycle.

- clock out: This signal can be used as the system clock for other devices.

- Reset IN: It is active low signal used to reset the microprocessor.
- READY: It indicates that the ~~MP~~ is ready to send or receive data. If READY is low then the CPU has to wait for READY to go high. (Synchronize the external device)
- IO/M: This ^{pins} is used to differentiate between IO and memory operations when it is high then it indicates IO and when it is low then it indicates memory operation.
- S1, S0: It indicates the current operation being performed by the microprocessor.
- RD: This is the active-low signal that indicates that the microprocessor is ready to read data from memory or I/O device.
- WR: This is the active-low signal that indicates that the microprocessor wants to write data to memory or I/O device.
- ALE: It is an Address Latch Enable signal, when it is high it indicates address and when it is down it indicates data.

Maskable interrupt: Interrupt which can be ignored by MP for sometimes which can be disable or enable.

non-maskable \rightarrow TRAP.

Q Difference b/w Assembly language and machine language.

Assembly language	Machine language
Assembly language is a low-level language that uses mnemonics and symbols to represent machine instructions, it's a human-readable machine code.	Machine language is the lowest-level programming language that it uses binary digits either 0 or 1 to represent instructions. It is machine-readable.
i) Only understood by human.	Only understood by computer.
ii) It is represented by mnemonics such as MOV, ADD, SUB, LDA; 0 or 1.	It is represented by 0 or 1.
iii) Easy to understand.	Difficult to understand.
iv) Execution is slow as it is machine dependent.	Execution is fast as it is hardware-dependent and it is not portable.
v) No need of translator.	Need of translator to convert mnemonic into machine language.
vi) Modification and error debugging can be done.	Modification and error debugging cannot be done.

Topic = DUTM

~~PS~~ → diff b/w Microprocessor and microcontroller.

① Microprocessor

→ Microprocessor is a processor that execute instruction one by one and control I/O devices.

② Speed → Has a high clock speed.

③ Cost → Too costly.

④ Size → Larger in size.

⑤ Application → Computer, laptops

⑥ It is 32 bit or 64 bit architecture.

⑦ It requires more memory.

⑧ Memory, I/O ports, timers etc. connected to the CPU externally.

⑨ We → widely use in computer system.

Microcontroller

A microcontroller is a small computer on a single integrated circuit that is designed to control specific tasks.

Has a lower clock speed.

Less costly.

Small in size.

Microwave, washing machine

It is of 8, 16 or 32 bit architecture.

It requires less memory.

CPU and all other elements are integrated into a single chip.

Widely use in embedded system.

12 MARCH PYP

~~diff b/w~~
Addressing Mode : ~~using~~ The different ways of specifying the location of an operand in an instruction are called Addressing Mode.

Types of Addressing Mode

① No address field is required

② Implied Mode / Implicit Mode

③ Immediate Mode

④ Address specifies the memory location.

⑤ Direct Mode

⑥ Indirect Mode

⑦ Address specifies the processor register

⑧ Register Direct Mode

⑨ Register Indirect Mode

⑩ Auto increment and auto decrement Mode.

⑪ Address field plus content of CPU register [Displacement Addressing]

⑫ Relative Addressing Mode

⑬ Index Addressing Mode

⑭ Base Register Addressing Mode

① Implied Mode : Operands are specified implicitly in the definition of instruction.

Ex → " CLA , CL A

Complement the content of Accumulator

clear the content of


of Accumulator

② Immediate Mode : Operand is specified in the instruction itself.

Example →

$ADD RI, #7$


$R1 \rightarrow R1 + 7$




③ Direct Mode : In this, actual effective address of operand is directly given in the instruction.

opcode 400

Name




④ Indirect Mode : In this, effective address of operand is not directly given in instruction; there is next memory address where operand is present.




⑤ Register direct Mode : Operand in the register address field of the instruction refers to the CPU register that contains the operand.

Ex → $Mov R1, R2$


⑥ Register indirect Mode : Register containing address of operand rather than operand itself.



1) op code [addr 100]



register



Memory

⑦ Auto increment and auto decrement Mode
It is similar to register indirect Mode, effective address of the operand is a constant at the register specified in the instruction.


In auto increment Mode register is incremented after its value is used to access the memory.

$$\begin{aligned} Ex \rightarrow EA &= (R1) + \\ &EA = (R1) \end{aligned}$$

In auto decrement Mode the register is decremented before its value is used to access the memory.

⑧ Displacement Addressing Relative addressing Mode : The operand's address is specified relative to the program counter
Ex → $\text{Relative Add} = PC + \text{address post}$

⑨ Indexed addressing Mode : Index is added to a base address to calculate the operand's memory $\rightarrow Ex \rightarrow \text{Indexed add} = X_R + \text{address post}$



~~Q~~ D's = Add + → offset value.

Note → relative addressing Mode:
→ reg → program Counter.

→ index → index reg

→ base → base reg.

$$\boxed{\text{Effective Address} = \text{pc} + \text{offset}}$$

(10) Base register addressing mode: A base register holds a base address and an offset value is added to this base address to determine the memory address of the operand.

Q the two word ~~are~~ are there in address 200 at address 201 there is a instruction named as Load to Accumulator, the first word of specified load opcode and second word specified address. PC has value

Mem	
200	load to AC
201	1500

the first word of instruction specified the operation code and mode and second word specified the address.

PC is the value of 200 for the fetching the instruction.

the content of program ~~reg~~ → 400 and the content of index reg is 100

find the effe for the each possible Mod calculate the effective add and the operand loaded in the memory.

* Numerical on Addressing Mode

Memory		
PC = 800	Load to AC	Mode
801	Address	EA = 500
802	-	Next instruction
XR = 100	399	450
	400	700
AC	500	800
	600	900
	702	325
	800	300

(8) For each possible mode we calculate the effective address and the operand that must be loaded into AC.

(1) Immediate mode \rightarrow Operand value in address field
 $EA = 801, AC = 500$

(2) Direct Address Mode \rightarrow Address field containing effective address
 $EA = 500, AC = 800$

(3) Indirect Address Mode : Address field specifies the address where the effective address of operand is stored in memory
 $EA = 800, AC = 300$

(4) Register Direct Mode : Register containing operand
 $EA = \text{[REDACTED}], AC = 700$

(5) Register Indirect Mode : Register containing effective address of operand.

$$EA = 100, AC = 700$$

(6) Auto-increment Mode: Like register indirect mode except register value is incremented after it is used.

(7) Auto-decrement Mode: Value is decremented before it is used.

$$EA = 399, AC = 450$$

(8) Relative Address : $PC + \text{address part}$

$$\text{Base Reg} = 702, + 500 = 702 + \text{address field}$$

(9) Indexed Address Mode : Index register is added to address part to get effective address
 $100 + 500 = 600$

$$EA = 600, AC = 900$$

	EA	AC
① Immediate address	201	500
② Direct Address	500	800
③ Indirect Address	800	300
④ Register Direct Mode	-	400
⑤ Register Indirect Mode	900	700
⑥ Auto-decrement Mode	900	700
⑦ Auto-increment Mode	399	450
⑧ Relative Address	702	325
⑨ Indexed Address Mode	600	900

(P18) what are addressing Modes. An instruction is stored at location 400 with its address field at location 401. The address field has the value 500. A processor register R1 contains the number 100. Evaluate the effective address if the addressing mode of the instruction is
 (a) direct (b) immediate (c) relative (d) register indirect (e) index with R1 of the index register.

$R = 100$	$J1k = 100$	100 Mode / Opcode
$PC = 400$		401 Address = 500
$EA = ?$		500 Operand
		OPCODE

(a) $EA = 500$
 (b) $EA = 401 AC = 500$
 (c) $PC + Address = 400 + 500 = 900$
 (d) 100
 (e) $index + address$
 $100 + 500 = 600$

(P) An instruction is stored at location 300 with its address field at location 301. The address field has the value 100. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction.

- (a) Direct
- (b) Immediate
- (c) Relative
- (d) Register indirect
- (e) Index with R1 of the index register

$$PC = 300$$

$$R1 = 200$$

300	Mode / Opcode
301	Address = 100
	operand


- EA =
 (a) 400 (b) EA = 301
 (c) $302 + 100 = 702$
 (d) 200
 (e) $200 + 100 = 600$

S	Z	AC	P	CY
---	---	----	---	----

* Flag register: flag reg tells about status of current result, flag is changed by ALU after every operation.

① Carry flag: It tells about whether there is carry or not

$$A = 10H, B = 20H \quad ADD B \quad AC \leftarrow AC + B$$

Ex:  CY → 1

② Parity flag: It is calculated by no of 1's.

$$\begin{array}{l} 100010000 \rightarrow \text{no of } 1's \rightarrow 2 \rightarrow P=1 \\ 100000000 \rightarrow \text{no of } 1's \rightarrow 1 \rightarrow P=0 \end{array}$$

③ Auxiliary flag: Carry from lower nibel to higher nibel is there

$$\begin{array}{l} AC = 0 \\ 00100000 \\ 11010000 \\ \hline 00101000 \\ AC \rightarrow 1 \end{array}$$

④ zero flag: It tells whether the flag is zero or not, so if 80H $\rightarrow Z=1$

$$\begin{array}{l} 00000000 \\ 010011 \\ \hline 010110 \rightarrow Z=0 \end{array}$$

(5) Sign flag is it tell the sign of result by MSB one can know the no is +ve or -ve, it directly copy the MSB of the result.

MSB → 1 → -ve
→ 0 → +ve

$E7 \rightarrow \begin{array}{r} 000 \rightarrow 0 \\ 10000000 \\ 10000000 \\ \hline 100000000 \end{array}$

↑ Result
0 → +ve
if 1 → -ve

* Why register is embedded in CPU chip.
 ans → ~~because~~ register is embedded in CPU chip ~~because~~ for quick access to store and retrieve data during the execution of instructions.

Q write a assembly language program to add two 8 bit no where sum = 16 bit.

$JNPI \rightarrow 84 \quad 100010100$
 $JNP2 \rightarrow 75 \quad 0111,0101$

$C=00 \quad | \quad | \quad | \quad | \quad dp=f9$
 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad f \quad 9$


$JNPI \rightarrow 96$
 $JNP2 \rightarrow 90 \quad 1001,0000$
 $1001,0000$

$C=1 \quad | \quad | \quad | \quad | \quad dp=e0$
 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad 8bit \quad | \quad \downarrow \quad 8bit$

16 bit

Memory Add.	Mnemonic	Machine code	Comments
8000	MVIA	3E	Loads the number to the Accumulator
8001	90H	90	
8002	MVLB	06	Loads the number to the register B
8003	90H	90	
8004	MVIC	0F	Loads the carry generated to register
8005	00H	00	
8006	ADDB	90	Add the number in register B to register A
8007	INC	D2	Jump to next step every
8008	JMP	0B	if no carry is generated
8009	A MEAD	80	
800A	INRC	06	Increment the carry
800B	A MEAD	32	Stores the result
800C	STA	03	at 8503H
800D		85	
800E	MOVAC	79	Move carry to AC loads the result in AC
800F		32	
8010	STA	04	Stores the carry generated in 8504H
8011		85	
8012	-HLT	76	STOP

Flowchart



Explain $\rightarrow I_{mp1} = 90, I_{mp2} = 90$
 move 90 in \rightarrow AC (MVA)
 move 90 in \rightarrow B reg (MVB)
 initialize carry by 0 (MVIC 00)
 Add B in AC (ADD B)
 If No carry jump for next (INC)
 INC Carry by 1 (INR)

Q why we take hexadecimal in CAM.

and move carry into AC \rightarrow (MOVAC)
 store the content of AC in memory (STA)
 HLT the program execution (HLT)

Output = 20
 Carry = 01

MST-2

* Instruction set: An instruction is binary pattern, designed inside up to perform a specific function.
 → The entire group of instructions that a CPU supports is called instruction set. each ins is represented by an 8 bit binary value.
 8085 has 946 instructions

* Instruction : The 8 bits of binary value is called to be Instruction byte.

* Classification of Inst. byte :

① Data Transfer	Arithmetic	Logical	Branching	I/O
Inst	Inst	Inst	Inst	Inst
				Inst
				Inst
				Inst

Mnemonic	Operand	Description	Example
① MOVE	Rd, RS, R ₁₆ , M ₁₆ , R ₁₆ , M (H,L) (20,30)	Copy from	MOVE B,C MOVE B,M
② MVI	Rd, Data M, Data	Move immediate the 8 bit data	MVI H, 75 MVI M, 5 → (H,L) (20,30)
③ LDA	16 bit address	Load Accumulator	LDA 2034H
④ LDAX	B/D register pair	Load Accumulator indirect	LDAX B
⑤ LXI	Register pairs 16 bit data	Load the register pair immediately	LXI H, 2034H
⑥ LHLD	16 bit address	Load HL pair direct	LHLD 2040H
⑦ STA	16 bit address	Store Accumulator direct	STA 2500H
⑧ STAX	register pair	Store AC indirect	STAX B
⑨ SHLD	16 bit address	Store HL pair direct	SHLD 2550H
⑩ SCMD	None	Exchange the HL pair with DE	
⑪ SPHL	None	Copy the HL pair to the stack pointer	
⑫ PCML	None	Load the program counter with HL content	


- ④ Data transfer instruction : These instructions move the data between registers or 16bit memory and register. If one of the operand is an memory location its location is specified by contents of HL register.
- ⑤ LHLD : This instruction copy the contents of memory location pointed by 16 bit address into register L. It copies the contents of next memory location into register H.

	<u>1. Matrix</u>	
⑬ PUSH	register pair	push the register pair into the stack
⑭ POP	register pair	pop the stack to the register pair
		PUSH E
		POP H
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
29		
30		
31		
32		
33		
34		
35		
36		
37		
38		
39		
40		
41		
42		
43		
44		
45		
46		
47		
48		
49		
50		
51		
52		
53		
54		
55		
56		
57		
58		
59		
60		
61		
62		
63		
64		
65		
66		
67		
68		
69		
70		
71		
72		
73		
74		
75		
76		
77		
78		
79		
80		
81		
82		
83		
84		
85		
86		
87		
88		
89		
90		
91		
92		
93		
94		
95		
96		
97		
98		
99		
100		
101		
102		
103		
104		
105		
106		
107		
108		
109		
110		
111		
112		
113		
114		
115		
116		
117		
118		
119		
120		
121		
122		
123		
124		
125		
126		
127		
128		
129		
130		
131		
132		
133		
134		
135		
136		
137		
138		
139		
140		
141		
142		
143		
144		
145		
146		
147		
148		
149		
150		
151		
152		
153		
154		
155		
156		
157		
158		
159		
160		
161		
162		
163		
164		
165		
166		
167		
168		
169		
170		
171		
172		
173		
174		
175		
176		
177		
178		
179		
180		
181		
182		
183		
184		
185		
186		
187		
188		
189		
190		
191		
192		
193		
194		
195		
196		
197		
198		
199		
200		
201		
202		
203		
204		
205		
206		
207		
208		
209		
210		
211		
212		
213		
214		
215		
216		
217		
218		
219		
220		
221		
222		
223		
224		
225		
226		
227		
228		
229		
230		
231		
232		
233		
234		
235		
236		
237		
238		
239		
240		
241		
242		
243		
244		
245		
246		
247		
248		
249		
250		
251		
252		
253		
254		
255		
256		
257		
258		
259		
260		
261		
262		
263		
264		
265		
266		
267		
268		
269		
270		
271		
272		
273		
274		
275		
276		
277		
278		
279		
280		
281		
282		
283		
284		
285		
286		
287		
288		
289		
290		
291		
292		
293		
294		
295		
296		
297		
298		
299		
300		
301		
302		
303		
304		
305		
306		
307		
308		
309		
310		
311		
312		
313		
314		
315		
316		
317		
318		
319		
320		
321		
322		
323		
324		
325		
326		
327		
328		
329		
330		
331		
332		
333		
334		
335		
336		
337		
338		
339		
340		
341		
342		
343		
344		
345		
346		
347		
348		
349		
350		
351		
352		
353		
354		
355		
356		
357		
358		
359		
360		
361		
362		
363		
364		
365		
366		
367		
368		
369		
370		
371		
372		
373		
374		
375		
376		
377		
378		
379		
380		
381		
382		
383		
384		
385		
386		
387		
388		
389		
390		
391		
392		
393		
394		
395		
396		
397		
398		
399		
400		
401		
402		
403		
404		
405		
406		
407		
408		
409		
410		
411		
412		
413		
414		
415		
416		
417		
418		
419		
420		
421		
422		
423		
424		
425		
426		
427		
428		
429		
430		
431		
432		
433		
434		
435		
436		
437		
438		
439		
440		
441		
442		
443		
444		
445		
446		
447		
448		
449		
450		
451		
452		
453		
454		
455		
456		
457		
458		
459		
460		
461		
462		
463		
464		
465		
466		
467		
468		
469		
470		
471		
472		
473		
474		
475		
476		
477		
478		
479		
480		
481		
482		
483		
484		
485		
486		
487		
488		
489		
490		
491		
492		
493		
494		
495		
496		
497		
498		
499		
500		
501		
502		
503		
504		
505		
506		
507		
508		
509		
510		
511		
512		
513		
514		
515		
516		
517		
518		
519		
520		
521		
522		
523		
524		
525		
526		
527		
528		
529		
530		
531		
532		
533		
534		
535		
536		
537		
538		
539		
540		
541		
542		
543		
544		
545		
546		
547		
548		
549		
550		
551		

Arithmetic Instruction:			
Instruction	Operand	Description	Example
① ADD	R/M	Add with carry	ADD B
② ADC	R and M	Add register or memory to AC with carry	ADCB ADCM $A \leftarrow A + B + \text{cy}$
③ ADDI	8 bit data	Add immediate to Accumulator	ADI ASH $A \leftarrow A + I_{ASH}$
④ DAD	Reg pair	Add the specified register pair to the HL pair	DAD B $M \leftarrow H-L+B-C$
⑤ SUI	8 bit data	Subtract immediate from AC	SUI ASH $A \leftarrow A - I_{ASH}$
⑥ SBB	R/M	Subtract with borrow	SBB B $A \leftarrow A - B - C$
⑦ INR	R/M	Increment the reg or memory by 1	INR B INR M (lking C80)
⑧ JNX	R	The contents of reg pair are incremented by one.	JNX
⑨ DEC		Decrement the reg and memory by 1	

DCX	decrement the reg pair by 1	DEX H
CMP	R/M	Compare the contents of reg or memory with the contents of AC
CPI	8 bit data	Compare immediate with the accumulator data
ANA	R/M	Logically and the contents of reg or mem with contents of AC
ANI	8 bit data	Logically and the 8 bit data with the Accumulator

Jmg 8.1



RAR

None

Rotate the content of Ac right through carry

by each binary bit of Ac is rotated right by 1 position through carry flag.

bit D0 is placed in the cy flag and the cy flag is placed in the most significant position with D7.

ORA

RM

ORI

8 bit data

XRA

RM

Logically XOR the content of R or mem with the content of Ac and stored in Acc.

RLC

None

rotate Ac left

each binary bit of Ac is rotated left by one position, bit D7 is placed in the position of D0

RAL

Null

Rotate Accumulator left to carry

* each bit of the Ac is rotated left by 1 position through carry flag, bit D7 is placed in the carry flag and the carry flag is replaced in the least significant position (D0 now).

RRC

None

rotate Ac right

bit D0 is placed in the position of D7

CMA

None

complement the content of AC

CMC

None


complement the content of carry flag set carry

STC


None

set carry






Q. diff b/w RISC & CISC	
RISC parameter	Reduced Instruction set Computer
① Instruction format	Small set of instruction with fixed format
② Instruction fetch time	Instruction fetch time same for all ins.
③ Instruction set	Small & simple
④ Data transfer	Register to register
⑤ Addressing mode	Less no of Modef of most of the Ins are based on reg. store.
⑥ Compiler design	Less complex design
⑦ Execution speed	Fast execution speed
⑧ Pipelining	More efficient
⑨ Program size	Program size long because weak code density.
⑩ Cost	Less cost
CISC	Complex Instruction set Computer
	Large set of instruction with variable format
	9t vary with respect to instruction format size.
	large & complex
	Memory to memory.
	More no of Modef of complex instructions are available with different variety.
	More complex design
	less execution speed.
	less efficient.
	program size small because better code density.
	more cost

parameter	RISC	CISC																				
② Inf cycle count	single Inf cycle	several Inf cycle																				
③ Control unit	it is Hard wired control unit base	it is micro program control unit base																				
④ Example	SPARC FUGAKU 2020 (supercomputer)	MOTOROLA 6800 Intel 8060																				
	LOAD A, 2:2 LOAD B, 3:3 PROD A, B STORE 2:2, A STA	MULT 2:2, 3:3 MULT X, Y $X = X + Y$																				
	<table border="1"> <tr><td>1</td><td></td><td>0</td><td>3</td><td>4</td></tr> <tr><td>2</td><td>X</td><td></td><td></td><td></td></tr> <tr><td>3</td><td></td><td>Y</td><td></td><td></td></tr> <tr><td>4</td><td></td><td></td><td></td><td></td></tr> </table> <p>RAM · 2x2 = X has location 3x3 = Y</p>	1		0	3	4	2	X				3		Y			4					$X = X + Y$ 
1		0	3	4																		
2	X																					
3		Y																				
4																						

- * Parallel Processing : If we execute instruction in sequential manner ~~as~~ than it takes more time to execute the instruction and performance degrades. So to enhance the performance of instruction we use parallel processing.
- * major advantages of parallel processing.
 - i) performance increases
 - ii) Time decrease
 - iii) high throughput



* Flynn's classification

(PP)

SISD SIMD MISD MIMD

S → single
M → multiple

I → Instruction stream
D → Data stream

where
IS = memory
DS = processor

Flynn's classification:


is the most popular taxonomy of the computer architecture proposed by Michael J. Flynn in 1966 based on no. of instruction and data executed by processing unit.

Instruction stream: ~~Stream~~ Instruction stream is defined as it is sequence of ins.

Data stream: It is defined as sequence of data including inputs or temporary results.


Q diff among sequential, parallel and pipeline

① SISD : It is a uniprocessor machine which is capable of executing single instruction operating on the single data stream. Instructions are executed sequentially but may be overlapped in their execution stages.



② SIMD : It is capable of executing same instructions on same CPU but operating on different data stream. ~~has single control unit which issue one ins at one time~~
Single Instruction: All the processing units execute the same ins at the given clock cycle.

Multiple data stream: Each processing unit can operate on different data stream.



Ex → Array processor
Vector pipeline
SIMD computers have single control unit which issue one ins at a time but it has multiple ALU and/or processing unit to carry out on multiple data set simultaneously

④ MISD : Multiple insg operate on single data stream. It is capable of executing different instruction on different PUs but all of them are operating same data set, machine built using MISD model are practically not useful & few machine are built but none of them are commercially available.

Ex → Systolic Array.


MIMD : This system is capable of executing multiple instructions on the multiple data set.

Multiple stream : Every processor may be executing a different insg stream.

Multiple data : Every processor will be working with different data set.

Ex → IBM 370

Pipelining :



A process is divided into several sub operations where each sub operation is associated with segment O/P of each segment will be stored in R Register. Input is passed as an input to next segment.

Here all the segments work independently so that we can execute all segments concurrently.




fig. Breakup the computational task into segments




Fig. Separate each segment with pipeline Reg.

Key idea : overlap the exec. of multiple insg so that multiple insg. perform the task simultaneously.

* why it is called pipeline : Here we are transferring the information from one segment to other segments.

Pipeline register

in 2001 P8 →

nts

(P8) How Pipelining improves Performance of a microprocessor
Why the concept of pipeline arises
CPU follows the sequential order of execution
So instruction execution slows down that is
it is having any microprocessor system.
It has a serial execution, to increase
the performance or speed we use the
pipelining (a way of speeding up the
exe of the instruction).

Key idea : overlap the exe of multiple
instr. So that multiple instr. perform the
task simultaneously.

* Why it is called pipeline : Here we are transferring
the information from one segment to other segment.

Ques 2 | Page 13 (P45)

Pipelining: It is a technique of decomposing a sequential process into suboperations with each suboperation being executed in a special dedicated segment that concurrently with all the segments in the overlapping manner, each segment performs the partial processing distinctly by the way result is partitioned obtained from each segment & transferred to the next segment.

Assume $A_i \# B_i + C_i$

$$A_i \# B_i + C_i$$

for $i=1 \text{ to } 7$ → 7th suboperation

Sub operation


$$\oplus$$

$$\text{Segment 1 } R_1 \leftarrow A_1, R_2 \leftarrow B_1$$

$$\text{Segment 2 } R_3 \leftarrow A_1 + R_2, R_4 \leftarrow C_1$$

$$\text{Segment 3 } R_5 \leftarrow R_3 + R_4$$

Pipelining $A_i \quad B_i \quad C_i$
No Cycles




Instruction Pipeline					
$i = 1 \text{ to } 7$	Clock cycle	R_1	R_2	R_3	R_4
$i=1$		A_1	B_1		
$i=2$		A_2	B_2	$A_1 \# B_1$	C_1
$i=3$		A_3	B_3	$A_2 \# B_2$	C_2
$i=4$		A_4	B_4	$A_3 \# B_3$	C_3
$i=5$		A_5	B_5	$A_4 \# B_4$	C_4
$i=6$		A_6	B_6	$A_5 \# B_5$	C_5
$i=7$		A_7	B_7	$A_6 \# B_6$	C_6
$i=8$		—	—	$A_7 \# B_7$	C_7
$i=9$		—	—	—	$C_7 \rightarrow$

* Instruction Pipeline: An instruction pipeline is a technique used in defining a computer to increase their instruction throughput (No. of Ops executed per second). In instruction pipeline a stream of execution can be executed in an overlapping manner. Instruction pipelining is used to achieve instruction level parallelism within single clock cycle. Each input in a computer is processed with following sequence of steps.

- (i) Fetch the instruction from the memory.
- (ii) Decode the instruction.
- (iii) fetch the operand from memory.
- (iv) execute the instruction.
- (v) store the result at the suitable place.

In mult pipeline there ~~is~~^{are} steps of many instructions can be carried out in overlapped manner to reduced the overall execution time.



Explain all points:

$$\boxed{\text{clock} = 1 \text{ ns}}$$




- Q Consider a system where a clock is triggering at the speed of 1 MHz, ~~without pipeline~~ in pipeline processor there are 4 stages and each stage takes only 1 clock cycle if a program has 10 instructions then it will take how much time to calculate
- Time without pipeline
 - Time with pipeline
 - why $CPI = 1$
 - Speed up and maximum Speedup
 - Efficiency
 - Derivations of ~~to~~ to calculate maximum speed up.

\Rightarrow Given \rightarrow Speed = $f \text{ MHz}$ (f : Frequency of clock) $\frac{f}{\text{frequency of triggering}} = 10$ (Time of clock)


$$S = 10 \text{ Hz} \quad ; \quad \text{Stage} = 4$$

$$f = 1 \times 10^6 \text{ Hz} \quad f = 1 \quad T = 10^{-6} \quad T = 1 \text{ ns}$$

Time ~~without~~ with pipeline.



(2) Timer with Pipelining:



$(\text{Time with pipeline}) = \frac{m}{(\text{no of f})} + \frac{(m-1)}{(\text{no of f}) - 1} \times (\text{Time of 1 clock cycle})$

$$\begin{aligned} T_P &= [m + (m-1)] \times 1 \text{ ns} \\ T_P &= [4 + (10-1)] \times 1 \text{ ns} \\ T_P &= 13 \text{ ns} \end{aligned}$$

(c) why CPI = 1 : Here, 1st inf took 1.8 ns in each second & 1 inf gets executed because of the overlapping condition so here CPI (clock per stage) for 1st inf is 1.8 and for the rest of the inf is 1. So far CPI is equal to 1.

(v) Speed up and maximum speed up

$$\text{Speed Up} = \frac{\text{Time w/out}}{\text{Time with pipeline}} = \frac{1024\mu s}{132\mu s} = 3.01 \text{ ms}$$

$$\text{maximum speed up} = \text{no of stages} \\ = 4 \text{ cc (three)}$$

(vi) efficiency : $\frac{\text{Speed UP} \times 100}{\text{max speedup}}$

$$eff = \frac{3.01 \text{ ms} \times 100}{4} = \frac{301}{4} = 76.92\%$$

$$\text{when } n=100 = 97 \rightarrow T_{WP} = 100 \mu s \\ \text{and } n=10000 = 100(\text{APP}) \rightarrow T_P = 103 \mu s$$

$$\text{Speed UP} = \frac{400}{10} = 3.88$$

$$\text{max speedup} = \text{no of stage} = 4$$

$$eff = \frac{3.88}{4} \times 100 = \frac{388}{4} = 97\%$$

After that
 $n=10000$

~~Speedup~~ $m = \text{stages}$ $m < n$
 $n = \text{Total count}$

$$\text{Speedup} = \frac{T_{WP}}{T_P} \Rightarrow \frac{m \times n}{m + (n-1)} = \frac{m \times n}{m} = m$$

$$= \frac{10,00,000}{10,00,003} \approx$$

$$\boxed{\text{Speedup} = m = n}$$

* WAP to evaluate ~~Arithmetic expression~~ arithmetic expression
~~*~~ $= (A+B) * (C+D)$ using 3 byte, 2 byte, 1 byte and 0 byte instruction.

(i) using 3 byte instruction

ADD $R_1, A, B \quad | \quad R_1 \leftarrow M[A] + M[B]$

ADD $R_2, C, D \quad | \quad R_2 \leftarrow M[C] + M[D]$

$R_1(A+B) * (C+D), M[R_1]$ $| \quad R_3 \leftarrow M[X] = R_1 * R_2$

Advantages \rightarrow • Short length

• code is ~~diff~~ different in reduce length of line

Disadvantage \rightarrow line length is increased.

Complex to handle the line

using 2 byte instruction

~~R1 ← M[CA]~~

* MOV R1, A // ~~R1 ← M[CA]~~
ADD R1, B // ~~R1 ← R1 + M[B]~~
MOV R2, C // ~~R2 ← M[C]~~
ADD R2, D // ~~R2 ← R2 + M[D]~~
MUL R1, R2 // ~~R1 ← R1 * R2~~
MOV X, R1 // ~~M[X] ← R1~~

* (iii) Using 1 byte instruction

in load ins
LOAD A // ~~Ac ← M[A]~~ Ac is the destination
ADD B // ~~Ac ← Ac + M[B]~~ and operand B
STORE T // ~~M[T] ← Ac~~ the source, in
LOAD C // ~~Ac ← M[C]~~ ~~Store in Ac~~ is the source in
ADD D // ~~Ac ← Ac + M[D]~~ second in the dest
MUL T // ~~Ac ← Ac * M[T]~~ destination
STORE X // ~~M[X] ← Ac~~


(iv) using 0 byte instruction

$$X = (A+B) * (C+D)$$

PUSH A // TOS ← A
PUSH B // TOS ← B
ADD // TOS ← (A+B)
PUSH C // TOS ← C
PUSH D // TOS ← D
ADD // TOS ← (C+D)
MUL // TOS ← (C+D) * (A+B)
POP X // M[X] ← TOS


Diagram

MP



general purpose

UC



embedded system

(Q3)

Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ms. Given latch delay is 10 ms. calculate

- i) Pipeline cycle time
- ii) Non-pipeline execution time
- iii) Speed up ratio
- iv) Pipeline time for 1000 tasks
- v) Sequential time for 1000 tasks
- vi) Throughput

Given: four stage pipeline

Delay of Stage = 60, 50, 90 and 80 ms
Latch delay = 10 ms

i) Pipeline cycle Time:

$$\begin{aligned} \text{cycle time} &= \text{Maximum delay due to any stage} + \\ &\quad \text{Delay due to its register} \\ &= \max(60 + 50 + 90 + 80) + 10 \text{ ms} \\ &\Rightarrow 90 + 10 \text{ ms} = 100 \text{ ms} \end{aligned}$$

ii) Non-Pipeline Execution Time:

Non-pipeline execution time for one inst =

Sum of delay of stages

$$\Rightarrow 60 \text{ ms} + 50 \text{ ms} + 90 \text{ ms} + 80 \text{ ms} = 280 \text{ ms}$$

iii) Speed up Ratio :

Speedup = time without pipeline / Time with pipeline

$$\text{Speedup} = 280 \text{ ms} / 100 \text{ ms} = 2.8$$

iv Pipeline Time for 1000 tasks:

Pipeline time for 1000 tasks = Time taken for 1st task + Time taken for remaining 999 tasks

→ ...

$$\Rightarrow 1 \times 4 \text{ cycle-time} + 999 \times \text{clock cycle}$$

$$\Rightarrow 4 \times 100\text{ns} + 999 \times \text{cycle-time}$$

$$\Rightarrow 4 \times 100\text{ns} + 999 \times 100\text{ns}$$

$$\Rightarrow 400\text{ns} + 99900\text{ ns}$$

$$\Rightarrow 100300\text{ns}$$

v Sequential Time for 1000 tasks:

non-pipeline time for 1000 tasks

→ no of tasks / instrⁿ * Time taken for one task

$$\Rightarrow 1000 \times 280\text{ns} \Rightarrow 28000\text{ns}$$

vi throughput:

Throughput for pipelined execution =

number of instructions executed per unit time


$$\Rightarrow 1000 \cdot \text{tasks} / 100300\text{ns}$$

→ no of instruction / pipeline time for 1000 tasks

$$\Rightarrow \frac{1000 \cdot \text{tasks}}{100300\text{ns}} = \boxed{\frac{1000 \cdot \text{tasks}}{100300 \cdot \text{ns}}}$$

- (Q5) Draw the pin diagram of 8051 microcontroller and explain the functionality of each pin.


Ans → 8051 microcontroller used in embedded systems like remote control, washing machine, timer, counter etc. 8051 is a complete computer system built on a single chip. It has CPU, RAM, ROM, serial and parallel ports, interrupts etc. on the single chip that is a complete computer for small application. 8051 operates on 12 MHz of clock frequency. It has 8 bits of ALU. It is comprised of 8 bits of data line. It follows Harvard architecture.



- Pin 1 to 8 (Port 1): Pin 1 to Pin 8 are assigned to port 1 for simple I/O operations. They can be configured as input or output pins depending on the logic control. If logic zero (0) is applied to it acts as an output pin and if logic one (1) it acts as an input pin. These pins are bidirectional.
- Pin 9 (Reset): Reset pin, it is an active high signal. It is used to reset the microcontroller to its initial values when power is on.
- Pin 10 to 17 (Port 3): Pin 10 to pin 17 are port 3 pins which are also referred to as P3.0 to P3.7.

- RXD: 10th pin is RXD (Serial Data Receive) which is for serial input. Through this input signal microcontroller receives data for serial communication.
- TXD: 11th pin is TXD (Serial data transmit) which is serial output pin. Through this it transmits data for serial communication.
- INT0, INT1: 10th and 11th pins are INT0, INT1 for external hardware interrupt 0 and 1 both are active low signal and INT0 priority is high.
- T0 and T1: 14th and 15th pins are for Timer 0 and Timer 1 external input.
- (WR): 16th pin is for external memory write. This is active low signal.
- RD: 17th pin is for external memory read. This is also active low signal.

- * Pin 18 to pin 19 (XTAL2 and XTAL1): These pins are connected to an external oscillator which is generally a crystal oscillator. They are used to provide an external clock frequency of 9 MHz to 30 MHz.
- * Pin 20 (GND): This pin is connected to the ground of the power supply.
- * Pin 21 to 28 (PORTE): Pin 21 to 28 are port E. These pins are used for interfacing external devices to get system clock.
- * Pin 29 (PSEN): Program Store Enable. It is an active low signal pin. This is used to read external memory.
- * Pin 30 (ALE): Address latch Enable. It is an active high signal pin. This pin is used to differentiate between address bus and data bus.
- * Pin 31 (EA): External Access input. It is an active low signal pin. It is used to enable/disable external memory interfacing.
- * Pin 32 to pin 39 (PORT0): Pin 32 to pin 39 are port 0 pins. They are bidirectional input/output pins. Port 0 is also designated as AD0 - AD7 because 8051 multiplexes address and data through port 0 to some pins.
- * Pin 40 (Vcc): This pin provides power supply voltage +5 volt for the circuit.



(Q)

Draw and explain microcontroller - 8051 Architecture.

8051 microcontroller used in embedded system like remote control, washing machine, timer counter etc. 8051 is a complete computer system built on single chip. It has CPU, RAM, ROM, serial and parallel ports, interrupts etc. on the single chip that is a complete computer for small application. 8051 operates on 12MHz of clock frequency. It has 8 bits of ALU, if it is comprised of 8 bits of dateline, it follows Harvard architecture. U.C supports a range of instructions, arithmetic logical data transfer, branching and looping inst.

The architecture of 8051 mc is divided into 5 sub divisions:

- i) CPU (AC, PC, SP, GPR, Dptr)
- ii) I/O ports
- iii) data memory (RAM)
- iv) program memory (ROM)
- v) Timing and control unit

① CPU: It is a 8 bit processor that can execute the instruction at the clock frequency of 12MHz. It consists of several register that are used to store the data & to control the operations of U.C. registers

i) Accumulator: Acc is used to store the result of arithmetic & logical operations performed by CPU.


ii) Program counter: It keeps track of address of the next instruction to be executed.

iii) Stack pointer: It is a register that points to the top of the stack.

① General purpose reg: General purpose registers are used to store the data during program execution.

② DPTR: It is 16 bit data pointer. It consists of 2 separate reg DPH & DPL (Data pointer high) and (Data pointer low). DPTR usually used for storing the data & immediate result.

③ Data memory (RAM): RAM is a volatile memory used to store temporary data, it can either be internal RAM or external RAM



The general purpose ~~register~~ memory is divided into 2 section

General purpose register | Specific purpose register
GPR: store the data | Control the operation of
during prog. execution. MC & interface external
devices.

④ Program memory (ROM): ROM is a volatile non-volatile memory; all programs and instructions are stored in ROM, its size varies from 8 KB to 64 KB (but we usually use 4 KB).

⑤ I/O ports: It is used to interface with the outside world. It provides physical

connection. I/O port provides gateway for passing the data in the outside world. I/O allows CPU to control the peripheral devices like monitor, printer.

In I/O port each port can be considered as either I/O or O/P.

Port 0 \rightarrow IO + A0 - A7 (lower address datalines for mem)
Port 2 \rightarrow IO + A8 - A15 (higher address datalines for mem)
Port 3 \rightarrow IO + special func (Interrupt, serial Comm, timer)
Port 1 \rightarrow IO

⑥ Timer and control unit: The main function of timer is to make a delay. There are 2 timers T0 and T1 each of 16 bits both can generate two delay concurrently to produce the suitable delay based on the requirement of processor. It transmits the signal to the processor whenever the particular delay gets generated.

The 8051 microcontroller also has several other I/O pins including Reset pin, XTAL1 & XTAL2 pins, and the ALE pin. These pins are used for various purposes such as system reset, clock input and address bus control.

(Q4) Write a program to add 2 16-bit numbers

Mnemonics	Memory Address	Machine code	Description / Comments
LHLD	8000	DA	Load H-L pair direct
	8001	50	Address to store first 16 bit operand.
	8002	80	
XCHG	8003	EB	Exchange H-L pair with D-E
LHLD	8004	2A	Load H-L pair direct
	8005	52	Memory Address to store
	8006	80	End 16 bit No.
MVI,C	8007	0E	for carry generate
	8008	00	initialize register C with 0
DAD,D	8009	19	double Addition of H-L & D-E register
INC	800A	D9	if no carry, jump Ahead
	800B	0E	LSB
	800C	80	MSB
INRC	800D	0C	Increment Carry by 1
SHLD	800E	22	Store H-L pair Direct
	800F	54	Memory Address to store the result at memory.
MOVAL,C	8011	79	Move the carry to Accumulator
STA	8012	32	Store the content of Acc.
	8013	56	Memory Address to store
	8014	80	Carry of Acc.
HLT	8015	76	End of the program

Input 1, at location $\rightarrow 8050 \rightarrow 45 \rightarrow 8051 \rightarrow A6$

$\rightarrow A \quad 6 \quad 4 \quad 5$
 $1010 \quad 0110 \quad 0100 \quad 0101$

Input 2, at location $\rightarrow 8052 \rightarrow 23 \rightarrow 8053 \rightarrow 9B$

$\rightarrow B \quad 2 \quad 3$
 $1001 \quad 1011 \quad 0010 \quad 0011$

Carry at location: $8086 \rightarrow 01$

Addition $\rightarrow 1010 \quad 0110 \quad 0100 \quad 0101$
 $1001 \quad 1011 \quad 0010 \quad 0011$
 $(\text{carry} \rightarrow 1)$
 $1 \quad 1 \quad 6 \quad 3$

Sum at location $\rightarrow 8054 \rightarrow 68 \rightarrow 8055 \rightarrow 41$.

Carry at location $\rightarrow 8056 \rightarrow 01$

Flowchart
 Start

LOAD H-L pair with data at 8050 (A645)

Exchange H-L pair with D-E pair

Load H-L pair with emd data at 8052 (9B23)

Load C with val 0 (0)

ADD D-E pair with H-L pair

if
 carry?
 No
 Yes

Increment C (01)

Store the result at location 8054 (4168)

Move carry to Acc

Store the carry at loc 8086 (01)



Stop

Explain -



- Imp 1 = A645 Imp 2 = 9B23
- load A645 to LHLD reg pair
- XCHG exchange HL pair data into DF
- Again load HL pair with 9B23 data
- Move 0 to reg C
- double addition of HL- and D-F pair value
- if carry increment C by 1
- if no carry store result at memory
- Move carry to ACC
- store the ACC at mem location.
- HLT the program.

* External Memory Interface

(i) External program memory :



→ Instructions to Access External ROM



Non volatile ROM & RAM

* How many 256 MB RAM chips are required to build 4 GB of RAM.

Note \Rightarrow

$$\begin{aligned}1 \text{ byte} &= 2^3 \text{ bits} \\1 \text{ KB} &= 2^{10} \text{ bytes} \\1 \text{ MB} &= 2^{20} \text{ bytes} \\1 \text{ GB} &= 2^{30} \text{ bytes}\end{aligned}$$

$$\boxed{\text{No. of chips required} = \frac{\text{total given memory size}}{\text{size of available chip}}}$$

$$\boxed{\text{Size of decoder} = \text{Input} \times \text{Output}}$$

$$\text{No. of chips} = \frac{4 \text{ GB}}{256 \text{ MB}}$$

$$= \frac{2^{30}}{2^{20} \times 2^3} = \frac{2^4}{2^3} = 2^1 = 16$$

$$\text{No. of decoders} = 4 \times 2^4 = 4 \times 16$$

* How many ~~RAM~~ RAM chips are required to build ~~1~~ 1 MB of RAM \Rightarrow

$$\text{No. of chips} = \frac{1 \text{ MB}}{1 \text{ MB}} = \frac{1 \times 2^10 \text{ bytes}}{2^7 \times 2^3 \times 2^3} = \frac{2^0}{2^7} = 2^{-7} = 1$$

$$= 2^0 = 1 \text{ chip}$$

$$\text{No. of decoders} = 2^3 \times 3 = 3 \times 2^3 \\= 3 \times 8$$

Q) How many 64 KB \times 8 RAM chips are required to build 1 MB of RAM also calculate size of the decoder.

$$\text{Ans: No. of chips} = \frac{1 \text{ MB}}{64 \text{ KB} \times 8} = \frac{1 \times 2^{20} \text{ bytes}}{2^6 \times 2^3 \times 8} \\= \frac{2^{20}}{2^{18}} = 2^2 = 16$$

$$\text{No. of decoders} = 4 \times 2^4 = 4 \times 16$$

Q) How many 256 MB \times 8 RAM chips are required to build 32 GB of RAM also calculate the size of decoder.

$$\text{SOL: No. of chips} = \frac{32 \text{ GB}}{256 \text{ MB} \times 8} \\= \frac{82 \times 2^30 \text{ bytes}}{2^8 \times 2^3 \times 2^3 \times 2^3} = \frac{82 \times 2^1 \text{ bytes}}{2^8 \times 2^3} = \frac{82 \times 2^1}{2^8} \\= 82 \times 2 = 82 \times 4 = 328 \text{ chips}$$

$$\text{No. of chips} = \frac{32 \text{ GB}}{256 \text{ MB} \times 8}$$

$$= \frac{2^5 \times 2^{30} \text{ bytes}}{2^8 \times 2^3 \times 2^3 \times 2^3} = \frac{2^5}{2^8} = 2^{-3} = 1/8$$

$$\text{No. of decoders} = 7 \times 2^7 = 7 \times 128$$

2 Marks

* Explain the role of control unit in memory.

Ans → The control unit fetches instruction from the CPU's memory, decoding and executing of these instructions. It serves as the brain of the memory.

(i) Fetching instruction: The control unit retrieves instructions from memory one at a time.

(ii) Decoding instruction: The control unit then decodes the instructions, figuring out what operation needs to be performed like addition, subtraction etc.

(iii) Sending control signals: Based on the decoded instruction, the control unit sends electronic signals to ALU or memory unit. These signals tell those components what actions to take.

(iv) Difference between software and hardware interrupt.

Hardware Interrupts

(i) An interrupt that is generated by from an external device.

(ii) Asynchronized events

(iii) Do not increment the program counter.

(iv) Do not get a higher priority

(v) Generated by external device

Software Interrupt

A type of interrupt that is generated by an instruction in the program.

Synchronized events

Increment the program counter.

Get a higher priority

Generated by executing instruction.

(Q) Mention what are the basic components of a microprocessor.

Ans → Some common components of a microprocessor

(i) Control unit

(ii) Arithmetic logic unit ALU

(iii) Registers

(iv) Cache Memory

(v) I/O units: These are the external peripherals devices that is used by microprocessor to read and write operations like keyboard, mouse, printer.

(vi) ALU: ALU performs all the mathematical and logical operations such as addition, subtraction, comparison.

(vii) Registers: There are temporary storage locations inside the microprocessors that is much faster than secondary memory. It holds data and instructions that are currently used by ALU and CU.

memory

(viii) Cache: This is a small but super-fast type of memory that placed b/w CPU and main memory. The cache stores frequently used data and instructions so the processor can access them quickly without going to the main memory all the time.

(Q) Determine the number of clock cycles that it takes to process 200 tasks in a 6 segment pipeline.

Ans → Given: tasks = 200 (No of clock cycles = ?)

No of segments = 6

clock cycles = $K + (n-1)$

where K is the first task that will take k segment clock cycle.

where $m-1$ instⁿ that will take only 1 clock cycle

$$\begin{aligned} \text{No of clock cycles} &= k + (m-1) \\ &= 6 + (200-1) \\ &= 6 + 199 \\ &= 205 \text{ clock cycle} \end{aligned}$$

(P89) Difference between Direct and indirect Addressing Modes.

	Direct Addressing Mode	Indirect Addressing Mode
Address	Address field contains the effective address.	Address field containing reference of effective address
Memory reference	Address field requires only one memory reference	Requires two memory references
Access speed	It is faster than indirect addressing mode	It is slower than direct addressing mode
Calculation	No further calculations is required to perform the operation	Requires further calculations to find the effective address
Address space	It occupies a smaller amount of space than the indirect mode	It occupies a large amount of space than the direct mode
Overhead	No additional overhead	Additional overhead to search for operand diagram page 6

diagram \rightarrow page - 6

(P90) Elaborate LDA Ac and store Ac instruction with syntax.

① LDA (Load Accumulator) Ac Instruction:

Syntax: LDA Ac
Description: This instruction loads the value stored in memory into the accumulator.
Example: if mem loc 1000 contains the value 02 then LDA 1000 would load 02 into the accumulator reg.

② Store Ac instruction:

Syntax: STA Ac

Description: This instruction stores the value currently in the accumulator into specified memory location.

Example: If the accumulator reg. containing the value 02 then STA 2000 would store 02 into mem loc 2000.

(P91) Difference between register and memory

Parameter	Register	Memory
Definition	Holds operands or instruction being processed	Holds instruction and data for programs
Size	Small It holds the small amount of data around 32 bits to 64 bits	Large It stores the large amount of data around some GB to TB.

Speed It is faster than memory slower compared to register.

Example Acc (Accumulator)

RAM (Random access memory)

Location Located inside the CPU Located outside the CPU.

(P3) what do you mean by cache coherence?
Ans → Cache coherence refers to the consistency of data stored in multiple caches across a computer system. Cache coherence ensures that all caches have a consistent view of memory when one processor writes data to a memory that is also cached by another processor. Cache coherence mechanisms ensure that the other processor's cache is updated or invalidated to reflect the new data. This prevents inconsistency or conflicts that could arise if different processors have different versions of the same data.

(P4) what do you understand by programmed I/O?

Programmed I/O (input/output) is a method of data transfer between a computer and external devices where the CPU manages each data transfer operation directly.


(P5) what is interrupt?

An interrupt is a signal sent by a hardware device to the processor indicating that it requires attention. When an interrupt occurs, the processor temporarily stops execution of its current task and jumps to execute a specific interrupt handler routine, which handles the interrupt request.

(P6) how auxiliary memory is different from associative memory?

Ans → Auxiliary memory typically refers to secondary storage devices like hard drives.

Cache Coherence



If multiple processors are trying to access the same data, if one processor updates the data in its cache but not in main memory and other processors still have unupdated data in its cache. This leads to inconsistency and error in the program output. Cache coherence solves this problem by ensuring all processors have some and updated version of the data. It leads to consistency and accuracy of the program output.

(P7) what do you mean by cycle stealing mode?
Ans → Cycle stealing mode is a method of accessing computer memory (RAM) or bus without interfering with the CPU. It is similar to direct memory access (DMA) for allowing I/O controllers to read or write RAM without CPU involvement.

or SSDs used to store data when the computer is turned off.

Associative memory is a type of computer memory that enables rapid searching and retrieval of information based on content rather than address. It's often used in specialized applications where quick access to large amounts of data is essential like database systems.

(Q) Define Embedded systems

An Embedded system is a specialized computing system that performs dedicated functions or tasks within a large system. They are typically characterized by their real-time operation, low power consumption and small size. Embedded systems are often found in everyday devices such as household appliances, automotive systems, medical devices. They usually consist of a microcontroller or microprocessor and various peripheral devices.

Virtual memory do by OS Note

(Q) what do you mean by Cache coherence
Ans =

4 MASKS

(PQ) Difference between Hardwired control unit and microprogrammed control unit

Parameter	Hardwired control unit	microprogrammed control unit
Control signal generation	It is generated by generates control signal using logic circuits.	It generates control signal using micro instructions.
Speed	It is faster than micro-programmed control unit.	It is slower than Hardwired control unit.
Modification	Difficult to modify	Easy to modify
Cost	More expensive	less expensive
Complexity	It can't handle complex instructions	It can handle complex instructions
Used in	RISC	CISC

(PQ) Explain status bit register conditions in detail

Status register, also known as the flag register, holds various status bits that reflect the result of arithmetic and logical operations performed by the processor. Each bit in the status register indicates a specific condition or flag.

① Sign (S) Bit (bit 7): It reflects the sign of the result after operation. If the most significant bit of the result is set, the sign bit is set to 1; if MSB is clear, the sign bit is set to 0. Example: After operation: If the result is 10101010, the sign bit will be 1 because the MSB is 1.

② zero(z) Bit (bit 6): It indicates whether the result of an operation is zero or not. If the result is zero, the zero bit is set to 1; if the result is non-zero, the zero bit is set to 0. Example: After an operation, if the result is 00000000, the zero bit will be 1.

③ Auxiliary carry (Ac) Bit (4): It reflects the carry-out from bit 3 to bit 4 during arithmetic operations. Example: During an addition operation, if a carry-out occurs from bit 3 to bit 4, the auxiliary carry bit is set to 1.

④ Parity (P) Bit (bit 2): It indicates whether the number of set bits in the result is even or odd. If the result contains an even number of set bits, the parity bit is set to 1. If the result contains an odd number of set bits, the parity bit is set to 0.

Example: After an operation, if the result has even parity (e.g., 1010101), the parity bit will be 1.

(PQ) Write a short note on High-End-High performance processors.

Ans → High-end, high-performance processors are advanced Central Processing Units (CPUs) designed to deliver exceptional computing power, speed, and efficiency. These processors are typically used in high-performance computing like Supercomputers, workstations, gaming, content creation.

Here are some key features:

S, MCS, MA, AIS, LCS, HMB

- (i) Multicore Architecture
 - (ii) High clock speeds
 - (iii) Large cache size
 - (iv) Advanced instruction set Architecture
 - (v) High memory Bandwidth
 - (vi) Advanced Manufacturing processes
 - (vii) Specialized features
 - (viii) Scalability
- (ix) Compare different types of instruction formats.
- (i) zero address instructions
 - (ii) one address instructions
 - (iii) Two address instructions
 - (iv) Three address instructions

- (i) Zero Address instructions: These instructions do not specify any operands or addresses. Instead, they operate on data stored in registers or memory locations.

Example: $X = (A+B) * (C+D)$

push A	TOP = A
push B	TOP = B
ADD	TOP = A + B
push C	TOP = A + B
push D	TOP = D
ADD	TOP = C + D
MUL	TOP = (C + D) * (A + B)
POP X	M[X] = TOP

- (ii) One Address instructions: These instructions specify one operand or address which typically refers to a memory location.

or register. The instruction operates on the contents of that operand, and the result may be stored in the same or a different location.

Example: $x = (A+B) * (C+D)$

LOAD	A	AC = M[A]
ADD	B	AC = AC + M[B]
STORE	T	M[T] = AC
LOAD	C	AC = M[C]
ADD	D	AC = AC + M[D]
MUL	T	AC = AC * M[T]
STORE	X	M[X] = AC

- (iii) Two Address instructions: These instructions specify two operands or addresses, which may be memory locations or registers. The instruction operates on the contents of both operands and the result may be stored in the same or different locations.

Ex) $x = (A+B) * (C+D)$

MOV R1, A	R1 = M[A]
ADD R1, B	R1 = R1 + M[B]
MOV R2, C	R2 = M[C]
ADD R2, D	R2 = R2 + M[D]
MUL R1, R2	R1 = R1 * R2
MOV X, R1	M[X] = R1


- (iv) Three Address instructions: These instructions specify three operands or addresses which may be memory locations or registers. The instruction operates on the contents of all three operands and the result may be stored in the same or a different location.

Example : $x = (A+B) * (C+D)$

ADD	A_1, A, B	$R_1 = M[A] + M[B]$
ADD	R_1, C, D	$R_2 = M[C] + M[D]$
MUL	X, R_1, R_2	$M[X] = R_1 * R_2$

(Q1) Illustrate inter processor communication in a shared multiprocessor environment in computer architecture.


Ans \Rightarrow Inter processor communication refers to the exchange of data between two or more processors or cores in a computer system. It is important because it enables different processors to work together and share resources which can lead to better performance and more efficient use of system resources.



(Q2) What is the need of control unit in computer? Draw the control unit of a basic computer. Discuss how fetch and decode phases are carried out.

Ans \Rightarrow The control unit in a computer is essential for coordinating and managing the various operations of the CPU. Its primary function

includes fetching instructions from memory, decoding those instructions and executing them.



Block diagram of the control unit

i) Fetch phase: In this phase, the control unit retrieves the next instruction from memory using the program counter. The PC holds the memory address of the next instruction to be fetched. Once fetched, the instruction is stored in the instruction register.

ii) Decode phase: After fetching an instruction, the control unit decodes it to determine what operation needs to be performed. This involves interpreting the instruction and identifying the operation code (opcode) that specifies the action to be carried out.

iii) Execute phase: Once the instruction is decoded, the control unit directs the appropriate components of the CPU to execute the instruction. This might involve performing arithmetic or logical operations; accessing data from memory or transferring data between different components.

(PQ) Elaborate the various types of flag registers in 8085.

Ans → In 8085 microprocessor the flag register contains status flags that indicate various conditions after an arithmetic or logical operation. There are five flags in the flag register.

D4 D6 D5 D4 D3 D2 D1 D0

$\boxed{S \downarrow Z \downarrow - | A C \downarrow - | P \downarrow - | C Y \downarrow}$

sign flag auxiliary carry parity carry flag

(i) Sign flag (S): It indicates sign of the result if the MSB is 0 it indicates the result is positive and if MSB is 1 it indicates the result is negative.

$$Jmp1 = 70 \quad Jmp2 = 80$$

$$01110000 + 10000000$$

$$\text{add } Jmp1 + Jmp2 \Rightarrow 01000000$$

$$\begin{array}{r} 01110000 \\ + 10000000 \\ \hline 11110000 \end{array}$$

∴ sign flag is 1 (Negative)

(ii) zero(Z) flag: It indicates whether the result is zero or not if result is 0 then zero flag is set to 1 otherwise it's zero(0).

$$\boxed{Z=0}$$

(iii) Auxiliary carry (AC) flag: It indicates a carry from bit 3 to bit 4 during arithmetic operation.

$$\begin{array}{r} 01110000 \\ + 10000000 \\ \hline 100010000 \end{array} \rightarrow AC = 0 \quad A = 0$$

(v) parity (P) flag: It indicates whether the no of 1s in the result is even or odd; if the result has even no of 1s the parity flag is set to 1 otherwise it's set to 0.

$$x_{ef} = 11110000$$

$$\text{No of } 1's = 4 \text{ (even)} \quad [P=1]$$

(vi) carry (CY) flag: It indicates a carry or borrow during arithmetic operations, if there's a carry of the MSB then flag is set to 1 otherwise set to 0.

$$x_{ef} = 11110000$$

$$\text{No carry } [CY=0]$$

(PQ) How parallel processing works? Discuss the various types of parallel processors?

Ans → Parallel processing works by dividing a task into smaller sub-tasks and executing them simultaneously across multiple processors. This allows for more efficient utilization of computational resources and faster completion of tasks. There are several types of parallel processors: (i) SIMD (ii) MIMD (iii) SISD (iv) MIMD. Do from assignment.

(PQ) Explain Auxiliary memory and its devices.

Ans → Auxiliary memory also known as secondary storage or external memory, refers to the devices that store data for long term. even when the power is turned off, auxiliary memory retains data persistently.

Common auxiliary memory devices include

- (1) Hard Disk Drives (HDD): This uses rotating magnetic disks to store data, offering high storage capacity at low cost.
- (2) SSD (Solid State Drives): SSDs use flash memory to store data, providing faster access times and better durability compared to HDDs.
- (3) Magnetic Tape: It is used for large scale backups and archival storage, magnetic tape offers high capacity and low cost but slower access.
- (4) Optical Drives: Devices like CD, DVD and Blu-ray drives use optical discs to store data for data backup and distribution.

(Q4) Functions of timing unit in basic computer.

Clock Management: It synchronizes the operations of the CPU and other components with the system clock, ensuring that instructions are executed at the proper rate and that data transfer occurs within specified time intervals.

Timing generation: It generates the timing signals required for coordinating the execution of instruction and synchronizing the operations of various components such as the CPU, memory and I/O devices.

(P4) Non pipelined system takes 130 ms to process an instruction. A program of 1000 instructions is executed in non-pipelined system. Then same program is processed with processor with 5 segment pipeline with clock cycle of 30 ns. Determine speed up ratio of pipeline.

(Ans) Non pipeline system

$$130 \text{ ms for 1 inst} \\ \text{So for } 1000 \text{ inst} = 130 \times 1000 = 130000 \text{ ms}$$

states,

$$\frac{\text{Speed up ratio}}{\text{Time without pipeline}} = \frac{\text{Time without pipeline}}{\text{Time with pipeline}}$$

$$\text{Time without pipeline} = 130000 \text{ ms}$$

Now,
Time with pipeline = $\left(\left(\text{no of } \frac{\text{inst}}{\text{stage}} \right) + (\text{no of inst} - 1) \right) \times \text{clock cycle}$

Given that
clock cycle = 5 ns
number of stages = 5

$$1 \text{ clock cycle} = 30 \text{ ns / stage}$$


$$\begin{aligned} \text{Time with pipeline} &= (5 + (1000 - 1)) \times 30 \text{ ns} \\ &= (5 + 999) \times 30 \text{ ns} \\ &\Rightarrow 1004 \times 30 \text{ ns} \\ &= 30120 \text{ ns} \end{aligned}$$

$$\text{Speed up ratio} = \frac{130000 \text{ ms}}{30120 \text{ ns}} = 4.316 \text{ ms}$$

(PQ) Write a program to exchange the data at 5000H and 6000H locations in PPSR chip.

Memory Address	Mnemonics	Machine Code	Comments
8000	LXI H, 5000H	21, 00, 50	Load memory location 5000H into HL pair reg.
8001	MOV A, M	7E	Move the data at mem loc 5000H into Accumulator
8002	MOV B, A	97	Move the data of AC into reg B
8003	EXI H, 6000H	21, 00, 60	Load memory loc 6000H into Mem
8004	MOV A, M	7E	Move the data at mem loc 6000H into AC
8005	MOV C, A	4F	Move the data of AC into reg C
8006	LXI H, 5000H	21, 00, 50 MVB LSS	Load memory loc 5000H into HL pair
8007	MOV A, C	79	Move the data from reg C to AC
8008	MOV M, A	77	Move the data of AC to mem loc 5000H
8009	LXI H, 6000H	21, 00, 60	Load mem loc 6000H into HL pair
800A	MOV A, B	78	Move the data from reg B to AC
800B	MOV M, A	77	Move the data of AC to mem loc 6000H
800C	HLT	76	Stop the program execution

J1 → 5000H → 10
J2 → 6000H → 20



12 March

(Q1) write an assembly language program to swap two 8-bit numbers stored in, in an 8085 CPU.

Memory Address	Mnemonics	Machine Code	Comments
8000	MVI A, 500H	3E, 25H	Load 500H mem addr into AC
8001	MOV B, A	47	Move AC value to reg B
8002	MVI A, 600H	3F, 35H	Load 600H mem loc ^m , into AC
8003	MOV C, A	4F	Move accumulator to C
8004	MOVA, B	78	Move content of B to AC
8005	STA	32	Store the AC value to mem loc ^m 600H
8006	-	00H	L3B
8007	-	60H	M3B
8008	MOV A, C	79	Move content of reg C to AC
8009	STA	32	Store AC value to mem loc ^m 500H
800A	00H	LSB	
800B	50H	MSB	
800C	HLT	76	Stop the program execution

before swapping


Mem loc	5000H	Afterswapping	Mem loc	5000H
value	025	→	value	35
Mem loc	6000H		Mem loc	6000H
value	35		value	25

Memory.


(Q2) How pipelining improves performance of a microprocessor.

Ans → Pipelining improves performance of microprocessors by executing multiple instructions simultaneously. It involves dividing a process into different stages and allowing them to execute simultaneously in overlapping manner.

Example: Sequential execution of instruction



Pipeline execution of instruction



Since ~~here~~, sequential exec. of instruction takes ~~9 ms~~ 9 ms to execute 3 instⁿ while as pipeline execution takes only 5 ms to execute 3 inst with only one CPU, hence pipelining improves performance of microprocessor.


(Q) write an assembly language program to find the maximum of two 8 bit numbers using the 8085 microprocessor.

Memory Add	Mnemonics	Machine code	Comments
8000	MVI A, 2AH	3E 2AH	Load the first no into AC
8001	MOV B, A	47	Move the first no to reg B
8002	MVI A, 26H	3E 26H	Load the second no into AC
8003	CMP B	B8	Compare the first no with the second no.
8004	JNC DA		Jump to 8009 if the first no is not greater
8005	8009		
8006	MOV A,B	78	Move the first no to the AC
8007	STA 82		Store the content of AC to Mem address.
8008	85	L8B	
8009	80	M8B	
800A	HLT	76	End of program expt

Imp1 \rightarrow 24 \Rightarrow CMP B \Rightarrow 24 < 26

Imp2 \rightarrow 26 \Rightarrow ad location \rightarrow 8088 \rightarrow 26

Flowchart



(P4Q) How many references to memory are needed for each type of instruction to bring an operand into a processor register?


Ans \Rightarrow For a direct address instruction you need two references to memory.

(i) Read the instruction (ii) Read the operand itself

And for an indirect address instruction, needs three references to memory.

- (i) To Read instruction
- (ii) To read effective address
- (iii) To read operand

(P4Q) Demonstrate the flowchart of instruction pipeline.



In general every instruction must be processed by the computer in following order.

- i) fetching ~~with~~ the instruction from memory
- ii) Decoding the obtained instruction
- iii) calculating the effective address
- iv) fetching the operands from the given memory
- v) Execution of the instruction
- vi) Storing the result in a proper place,

The instruction cycle is divided into four parts

segment 1 : The implementation of the instruction fetch segment can be done using the ~~fifo~~.

Segment 2 : In the second segment, the memory instruction is decoded and the effective address is then determined in a separate arithmetic circuit

Segment 3 : in third segment some operands would be fetched from memory.

Segment 4 : This instruction would finally be executed in the very last segment of a pipeline organization.

(Pys)

write the meaning and explanation of following instructions (a) SIM (b) CMP (c) XRI

(d) JC (e) STA

(i)

SIM : SIM stands for Set interrupt MASK
 SIM is an instruction that enables or disables interrupts. The SIM instruction allows the programmer to control whether interrupts

are allowed to interrupt the current program being executed by the processor

(b) CMP: CMP stands for compare. CMP is an instruction used to compare two operands. It is used in conditional branching to determine if two values are equal, greater or less than each other.

(c) XRI: XRI stands for Exclusive OR immediate. XRI is an instruction that performs a bitwise exclusive OR (XOR) operation between a specified register or memory location and an immediate value. This instruction is commonly used in digital logic and programming to manipulate binary data.

(d) JC: JC stands for jump if carry. JC is a conditional branch instruction that cause a jump to a specified memory location if the carry flag is 1. The carry flag is typically set as a result of arithmetic operations like addition or subtraction.

(e) STA: STA stands for store Accumulator. STA is an instruction, used to transfer the contents of the accumulator register to a specified memory location. This instruction is commonly used to store the result of calculations.

INDEX

Name	RAUSHAN KUMAR		
School	GINE College		
Subject	CAM	ID/Roll	2L21IB9/2203751
Class	IT (B2)	Section	B2

S.No.	Date	Title	Page	Teacher's Sign / Remark
01				
02				
03				
04				G✓
05				
06				
07				
08				G✓
09				G✓
10				
11				A✓
12				
13				
14				
15				
16				
17				
18				
19				

Name : Rausham Kumar

CRN : 2221139

URN : 2203751



Date _____

Page _____

Q1. Difference between microprocessor and microcontroller.

	Microprocessor	Microcontroller
Parameter	① Microprocessor	① Microcontroller
Definition	Microprocessor is a processor that execute instruction one by one and control I/O device.	A microcontroller is a small computer on a single integrated circuit that is designed to control specific task.
Speed	② It has a high clock speed.	② It has a lower clock speed.
Cost	③ It is too costly.	③ It is less costly.
Size	④ Large in size.	④ Small in size.
Application	⑤ Computer, laptops	⑤ Microwave, washing machine
Requirement	⑥ It requires more memory.	⑥ It requires less memory.
Use	⑦ Widely use in computer system.	⑦ Widely use in embedded system.
Connectivity	⑧ Memory, I/O ports, timers etc. connected to the CPU externally.	⑧ CPU and all other elements are integrated into a single chip.
Architecture	It is 32 bit or 64 bit architecture.	It is of 8, 16 or 32 bit architecture.

Q2 what is the purpose of Assembly language?

- Direct Hardware interaction
- Learning Computer Architecture
- Platform-specific Development
- Performance Optimization
- Memory efficiency
- Reverse Engineering
- Human readable machine code language
- Modification and error debugging can be easily done.

Q3 Difference b/w 1 byte, 2 byte and 3 byte instruction with the help of example:

Parameter	1 byte	2 byte	3 byte
Memory size	It requires 1 byte memory.	It requires 2 byte memory.	It requires 3 byte memory.
Information.	It encodes opcode.	It encodes opcode and operand.	It encodes opcode and 16-bit operand.
Example	MOV AL, 42	ADD AX, BX	JMP short dest ahead
use cases	Simple operations within the CPU	Balance b/w instruction size and capability	Necessary for architectures with large memory space.
Execution speed	Execution is fast.	Moderate	Slow

(Q4)

Difference b/w low level, middle level and high level language.

	Low level lan	Middle level lan	High level lan
Abstraction	very low closer to machine code	Moderate deals with some hardware details	High closer to human language
Readability	Difficult to read and write	More readable than low but less than high.	Easy to read and write
Portability	Low	Moderate	High
Development speed	slower	Moderate	faster
Performance	Potentially better due to direct hardware control	Moderate	Potentially lower due to translation overhead.
Example	Machine code Assembly language	C, C++	python, Java Java script

(Q5)

A computer register of 8-bit is having hexa-decimal CB as its initial value. What will be the value of status bits CY, S, Z and AC after adding the immediate operand hexadeimal E9 to T?

Ans ⇒

$$\begin{array}{r} \text{CB} \\ + \text{E9} \\ \hline \end{array}$$

$$\begin{array}{r} \text{1B4} \\ \hline \end{array}$$

(1) CY (carry) : There is a carry generated in the addition $(\text{CB} + \text{E9})$, so $\text{CY} = 1$.

(2) S (sign) : The most significant bit of the result (1B4) is 1, indicating a negative number - so, $S = 1$.

(3) Z (zero) : The result (1B4) is not zero, so $Z = 0$.

(4) AC (Auxiliary carry) : Auxiliary carry is used in BCD arithmetic. It's not relevant in this case, so $AC = 0$.

$$\text{CY} = 1$$

$$S = 1$$

$$Z = 0$$

$$AC = 0$$



(Q6) The two word instruction of address 200 and 201 is a load to AC with an address field equal to 500, PC = 200, R1 = 400, X2 = 100.

Ans →

$\boxed{PC = 200}$

$\boxed{R1 = 400}$

$\boxed{X2 = 100}$

\boxed{AC}

address	memory
200	load to AC/Mode
201	$Address = 500$
	!
	!
	!
399	450
400	700
	;
	;
	;
500	800
	;
600	900
	;
702	325
	;
800	300
	;
325	
450	
900	

Mode	Effective address	Accumulator		
IA	201	500		;
DAM	500	800	600	900
IAM	800	300		;
RM	—	400	702	325
RIM	400	700		;
AT	400	700	800	300
RAM	702	325		;
AD	399	450		;
IAM	600	900	9	

Assignment - 2

- Q1 Differentiate between virtual memory and cache memory.

Parameters	Virtual Memory	Cache Memory
1. Purpose	Increases main memory capacity.	Increases CPU accessing speed.
2. Name Memory unit	Virtual memory is not a memory unit, it's a technique.	Cache memory is a memory unit.
3. Size	Larger than cache memory.	Smaller than virtual memory.
4. Management	Managed by the OS	Managed by hardware (CPU)
5. Usage	It executes programs.	It stores used data.
6. Address Mapping	Mapping frameworks are required.	No mapping frameworks are required.
7. Speed	Slower than cache memory.	Faster accessing speed than virtual memory.
8. Name data / program	Less frequently used data / programs.	More frequently used data / instructions.

Q2. With the help of applications, state how the use of microprocessor makes daily life easier. micro-controller also.

Ans ⇒ Here is how microprocessor and microcontroller makes daily life easier through various application.

Microprocessor - Application

1. Smartphones : Smartphones these tiny computers in our pockets rely on microprocessors for everything from making calls, sending texts to running apps and games.
2. Computers and Laptops : Computers and laptops are also rely on microprocessor from browsing the web to running software, microprocessor handles all the complex calculations needed for
3. Appliances : Modern appliances like refrigerators and washing machine often have microprocessors that control functions, optimizes settings, etc.

④ Gaming : High-graphic and immersive gameplay require powerful microprocessors to render the visuals and handle complex physics simulations.

Microcontroller Application

① Embedded Systems : Microcontrollers are the brain of embedded systems like traffic light controllers, robots, microwave, medical devices.


② Consumer Electronics : From thermostat and microwave ovens to toys and remote controls, microcontroller manage specific functions and user instructions.

③ Vehicles : Modern cars are packed with microcontrollers that control everything from engine management to airbag deployment and entertainment systems.

Q3 Elaborate the concept of memory hierarchy with the help of broad and clear diagram.

Types of Memory Hierarchy

Memory Hierarchy: Design



① **Registers:** These are the fastest and smallest storage locations in a computer's memory hierarchy. Registers are located in the CPU itself and are used to store data that the CPU needs to access quickly. They range from 16 to 64 bits.

② **cache Memory:** cache memory is a small, fast memory unit located close to the CPU. It stores frequently used data and instructions.

It is designed to minimize the time it takes to access data by providing the CPU with quick access.

(3) Main Memory: Main memory also known as RAM (Random Access Memory). It is primary memory of computer system. It has a larger storage capacity than cache memory, but it is slower. Main memory is used to store data and instructions.

Type of Main memory

- Static RAM: static RAM stores the binary information in flip-flop and information remains valid until power is supplied. It has a faster access time and it is used in cache memory.
- Dynamic memory: It stores the binary information of a charge on the capacitor. It requires refreshing circuitry to maintain the charge on the capacitor.

(4) Secondary storage: Secondary storage such as hard disk drives (HDD) and solid state drives is a non-volatile memory unit that has a larger storage.

Capacity than main memory. It is used to store data and instructions that are not currently in use by the CPU. It has the slowest access time and expensive type of memory in the memory hierarchy.

(5) Magnetic Disk: Magnetic disks are simply circular plates that are fabricated with either a metal or a plastic or a magnetized material. The magnetic disks work at a high speed inside the computer and these are frequently used.

(6) Magnetic Tape: Magnetic Tape is simply a magnetic recording device that is covered with a plastic film. It is generally used for the backup of data. It is slower therefore it requires some amount of time for accessing the strip.

(Q1) Discuss the memory hierarchy in Computer system with respect to speed, size, & cost.

unit

	speed	size	cost
Registers	fastest.	very small	very expensive
Cache memory	fast	larger than Registers.	Expensive but affordable, than registers.
Main memory	slower than cache	larger than cache	less expensive than cache, but still significant
Magnetic Disk	slower than main memory	larger than main memory	cheaper per unit of storage compared to main memory.
Tape	magnetic disk	large	cheapest per unit storage.

(Ques)

what is the need and significance of memory hierarchy.

Ans → The memory hierarchy is need for efficient data access in computer systems. It organize memory into different levels based on speed, size and cost, allowing faster access to frequently used data and reduce latency. The hierarchy is essential for optimizing performance and minimizing cost in computer system.

(Q5)


Differentiate between multiprocessor and multi-computer.

Parameter	Multiprocessor	Multi-computer
Architecture	shared memory architecture	Distributed memory architecture
Communication	Inter process	Message passing b/w
Memory Access	Communication via shared memory	different processors
Memory Access	shared memory accessed by all processors	Each processor have its own local memory
Scalability	Limited scalability due to shared memory access	scalable as processor can be added easily
Programming	Shared memory is required in programming	Message passing is required in programming.
Latency Example	lower latency Symmetric multiprocessor system	Higher latency Grid computing.


Q6 classify the organization of computer using Flynn's criteria.

Ans) Flynn's taxonomy classifies computer architecture based on the min number of concurrent instruction streams and data streams. It categorizes them into four main types:


① SISD (Single Instruction, Single Data):
SISD systems consist of a single processor capable of executing one instruction at a time on a single data stream.



- (2) Single-instruction, multiple-data (SIMD):
 SIMD systems comprise multiple processors that execute the same instruction on different data streams simultaneously, suited for tasks involving vector and matrix operations.




- (3) MISD (Multiple-instruction, single-data): MISD systems comprise multiple processors executing different instructions on the same data stream.



SIMD

(4) MIMD: MIMD (Multiple-instruction, multiple-data): MIMD comprised of multiple processors executing multiple instructions on multiple data stream concurrently. Each processor has separate instruction and data streams allowing for asynchronous operation.

(4)



Ex: cluster

* Real world Applications of Microcontroller

(P48)

① ~~Automotive systems~~: used in automobiles for engine management, controlling fuel injection system, managing airbag, anti-lock braking systems, climate control.

② Industrial Automation: ~~is~~ used in automation systems, controlling machinery, robotics, assembly lines, sensors monitoring

③ Medical devices: insulin pump, digital thermometer, blood pressure monitoring

(P48)

Q-

④ Aerospace and defense: used in flight control system, navigation, guidance systems.

Q-

⑤ IOT (Internet of Things): widely used in IOT devices.

Q-

Q1) Explain how the parallel processing improves the performance of multiprocessor environment.

Ans \Rightarrow Parallel processing in multiprocessor environment improves performance by allowing multiple tasks to be executed simultaneously across multiple processors. This overall increases throughput and reduces the time it takes to complete tasks compared to sequential processing.

Q2) Specify the applications of microprocessor in household, consumer electronics and in medical science.

Ans - Household applications: Microprocessors are used in appliances like washing machine, refrigerators, microwave oven and AC.

② Consumer electronics: Devices like smartphone, tablets, TVs and gaming uses microprocessors.

③ Medical Sciences: Device like insulin pumps, digital thermometers, blood pressure monitors.

(PQ)

what is the main significance of memory hierarchy

Ans → Memory hierarchy is arranging different types of storage devices in a computer based on their ~~size~~ cost and access time speed. The main purpose of memory hierarchy is to achieve efficient operations by organizing the memory to reduce access time.