

Code Conversion

B_{CD} to Excess-3

Input B_{CD}

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	0	1

Output Excess-3

w	x	y	z
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	1	0
1	0	1	1
1	1	0	0

Minimised expression for z

	00	01	11	10
AB				
00	1			1
01	1			
11	x	x	x	x
10	1		x	x

$$[1010, 1011, 1100, 1101, 1110, 1111]$$

$$\underline{\underline{z = D'}}$$

For y

	CD			
	00	01	11	10
AB	00	1		1
	01	1		
	11	x	x	x
	10	1		x

$$\underline{\underline{c'd' + cd}}$$

For x

	BD			
	00	01	11	10
AB	00		1	1
	01			
	11	1		
	10	x		

$$\underline{\underline{x = B'c + BD + Bc'd'}}$$

For w


	CD			
	00	01	11	10
AB	00			
	01		1	1
	11	x	x	x
	10		1	x

$$\underline{\underline{BD + BC + A}}$$

$$z = d', \quad y = \underline{\underline{cd + (cd)'}}$$

$$x = B'(c+d) + B(c+d)'$$


$$w = A + BC + BD = A + B(c+d)$$



Implementation of Full adder with two half adder and & Or gate

$$S = xy'z' + x'y'z + xyz + x'yz'$$

$$C = xz + xy + yz$$



$$S = z \oplus (x \oplus y)$$

$$= z'(xy' + x'y) + z(xy' + x'y)$$

$$= xy'z' + x'y'z + xyz + x'yz'$$


$$C = z(xy' + x'y) + xy = \underline{\underline{xz + yz + xy}}$$

Binary Parallel adder

Full adders in chain carry of each input is connected to the next stage

Eg: →

Subscript (i)	4	3	2	1	
Input carry	0	1	1	1	A_i^0
Augend	1	0	1	1	
Addend					B_i^0



(4 Bit Parallel Adder)

Delay \rightarrow Carry of the current stage is required for next stages and this causes a chained delay and to overcome this we have to use the look ahead carry generator.

From the implementation of full adder from half adder & OR gate.

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

and from this

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + P_i C_i$$

$C_i^0 \rightarrow$ Carry generate, $P_i = \text{Propagate } (C_i^0 - C_i^1)$

$$C_2 = G_1 + P_1 C_1$$

$$C_3 = C_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1)$$

$$C_4 = C_3 P_3 + G_3 = G_3 + P_3 G_2 + P_3 G_1 + P_3 P_2 P_1 C_1$$

(Depend only on ^{or} ^{first} ^{Delay} ⁸ ^{minimised} ^{Carry} So ¹ ^{minimised})

Circuit diagram

