



+




William Stallings
Computer Organization
and Architecture
10th Edition



+ Chapter 12

Instruction Sets: Characteristics and Functions


Machine Instruction Characteristics



- The operation of the processor is determined by the instructions it executes, referred to as *machine instructions* or *computer instructions*
- The collection of different instructions that the processor can execute is referred to as the processor's *instruction set*
- Each instruction must contain the information required by the processor for execution



Elements of a Machine Instruction






Figure 12.1 Instruction Cycle State Diagram

Source and result operands can be in one of four areas:

1) Main or virtual memory

- As with next instruction references, the main or virtual memory address must be supplied

2) I/O device

- The instruction must specify the I/O module and device for the operation. If memory-mapped I/O is used, this is just another main or virtual memory address

3) Processor register

- A processor contains one or more registers that may be referenced by machine instructions.
- If more than one register exists each register is assigned a unique name or number and the instruction must contain the number of the desired register

4) Immediate

- The value of the operand is contained in a field in the instruction being executed



Instruction Representation

- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction




Figure 12.2 A Simple Instruction Format




Instruction Representation

- Opcodes are represented by abbreviations called *mnemonics*
- Examples include:
 - ADD Add
 - SUB Subtract
 - MUL Multiply
 - DIV Divide
 - LOAD Load data from memory
 - STOR Store data to memory
- Operands are also represented symbolically
- Each symbolic opcode has a fixed binary representation
 - The programmer specifies the location of each symbolic operand



Instruction Types

- Arithmetic instructions provide computational capabilities for processing numeric data
- Logic (Boolean) instructions operate on the bits of a word as bits rather than as numbers, thus they provide capabilities for processing any other type of data the user may wish to employ



| Instruction | Comment |
|--------------------|---------------------------|
| SUB Y, A, B | $Y \leftarrow A - B$ |
| MPY T, D, E | $T \leftarrow D \times E$ |
| ADD T, T, C | $T \leftarrow T + C$ |
| DIV Y, Y, T | $Y \leftarrow Y \div T$ |

(a) Three-address instructions

| Instruction | Comment |
|--------------------|---------------------------|
| MOVE Y, A | $Y \leftarrow A$ |
| SUB Y, B | $Y \leftarrow Y - B$ |
| MOVE T, D | $T \leftarrow D$ |
| MPY T, E | $T \leftarrow T \times E$ |
| ADD T, C | $T \leftarrow T + C$ |
| DIV Y, T | $Y \leftarrow Y \div T$ |

(b) Two-address instructions

| Instruction | Comment |
|--------------------|-----------------------------|
| LOAD D | $AC \leftarrow D$ |
| MPY E | $AC \leftarrow AC \times E$ |
| ADD C | $AC \leftarrow AC + C$ |
| STOR Y | $Y \leftarrow AC$ |
| LOAD A | $AC \leftarrow A$ |
| SUB B | $AC \leftarrow AC - B$ |
| DIV Y | $AC \leftarrow AC \div Y$ |
| STOR Y | $Y \leftarrow AC$ |

(c) One-address instructions

$$\text{Figure 12.3 Programs to Execute } Y = \frac{A - B}{C + (D \times E)}$$

12

Table 12.1

Utilization of Instruction Addresses (Non branching Instructions)

| Number of Addresses | Symbolic Representation | Interpretation |
|----------------------------|--------------------------------|--------------------------------------|
| 3 | OP A, B, C | $A \leftarrow B \text{ OP } C$ |
| 2 | OP A, B | $A \leftarrow A \text{ OP } B$ |
| 1 | OP A | $AC \leftarrow AC \text{ OP } A$ |
| 0 | OP | $T \leftarrow (T - 1) \text{ OP } T$ |


AC = accumulator

T = top of stack

$(T - 1)$ = second element of stack

A, B, C = memory or register locations

Instruction Set Design



Very complex because it affects so many aspects of the computer system



Defines many of the functions performed by the processor




Programmer's means of controlling the processor



Fundamental design issues:

| | | | | |
|--|--|--|--|--|
| Operation repertoire <ul style="list-style-type: none">• How many and which operations to provide and how complex operations should be | Data types <ul style="list-style-type: none">• The various types of data upon which operations are performed | Instruction format <ul style="list-style-type: none">• Instruction length in bits, number of addresses, size of various fields, etc. | Registers <ul style="list-style-type: none">• Number of processor registers that can be referenced by instructions and their use | Addressing <ul style="list-style-type: none">• The mode or modes by which the address of an operand is specified |
|--|--|--|--|--|



Types of Operands

Addresses

Numbers

Characters

Logical Data

+ Numbers

- All machine languages include numeric data types
- Numbers stored in a computer are limited:
 - Limit to the magnitude of numbers representable on a machine
 - In the case of floating-point numbers, a limit to their precision
- Three types of numerical data are common in computers:
 - Binary integer or binary fixed point
 - Binary floating point
 - Decimal
- Packed decimal
 - Each decimal digit is represented by a 4-bit code with two digits stored per byte
 - To form numbers 4-bit codes are strung together, usually in multiples of 8 bits





Characters

- A common form of data is text or character strings
- Textual data in character form cannot be easily stored or transmitted by data processing and communications systems because they are designed for binary data
- Most commonly used character code is the International Reference Alphabet (IRA)
 - Referred to in the United States as the American Standard Code for Information Interchange (ASCII)
- Another code used to encode characters is the Extended Binary Coded Decimal Interchange Code (EBCDIC)
 - EBCDIC is used on IBM mainframes



Logical Data

- An n -bit unit consisting of n 1-bit items of data, each item having the value 0 or 1
- Two advantages to bit-oriented view:
 - Memory can be used most efficiently for storing an array of Boolean or binary data items in which each item can take on only the values 1 (true) and 0 (false)
 - To manipulate the bits of a data item
 - If floating-point operations are implemented in software, we need to be able to shift significant bits in some operations
 - To convert from IRA to packed decimal, we need to extract the rightmost 4 bits of each byte

Table 12.2

x86 Data Types

| Data Type | Description |
|---|---|
| General | Byte, word (16 bits), doubleword (32 bits), quadword (64 bits), and double quadword (128 bits) locations with arbitrary binary contents. |
| Integer | A signed binary value contained in a byte, word, or doubleword, using two's complement representation. |
| Ordinal | An unsigned integer contained in a byte, word, or doubleword. |
| Unpacked binary coded decimal (BCD) | A representation of a BCD digit in the range 0 through 9, with one digit in each byte. |
| Packed BCD | Packed byte representation of two BCD digits; value in the range 0 to 99. |
| Near pointer | A 16-bit, 32-bit, or 64-bit effective address that represents the offset within a segment. Used for all pointers in a nonsegmented memory and for references within a segment in a segmented memory. |
| Far pointer | A logical address consisting of a 16-bit segment selector and an offset of 16, 32, or 64 bits. Far pointers are used for memory references in a segmented memory model where the identity of a segment being accessed must be specified explicitly. |
| Bit field | A contiguous sequence of bits in which the position of each bit is considered as an independent unit. A bit string can begin at any bit position of any byte and can contain up to 32 bits. |
| Bit string | A contiguous sequence of bits, containing from zero to $2^{32} - 1$ bits. |
| Byte string | A contiguous sequence of bytes, words, or doublewords, containing from zero to $2^{32} - 1$ bytes. |
| Floating point | See Figure 12.4. |
| Packed SIMD (single instruction, multiple data) | Packed 64-bit and 128-bit data types |

Big Endian vs Little Endian Byte Ordering

Byte ordering

2 different standard byte orders

- LittleEndian
- BigEndian

Little and big endian are two ways of storing multibyte data-types (int, float, etc).

little endian machines, last byte of binary representation of the multibyte data-type is stored first.

In big endian machines, first byte of binary representation of the multibyte data-type is stored first.

Big Endian vs Little Endian Byte Ordering

What part of the 32 bit quantity is stored at each address?

| Address | Contents |
|---------|----------|
| 100 | |
| 101 | |
| 102 | |
| 103 | |

a 32 bit integer is stored in memory at location 100


Stored in locations:
100, 101, 102, 103

Big Endian vs Little Endian Byte Ordering

What part of the 32 bit quantity is stored at each address?

Binary data

Hexa decimal equivalent for the above binary data



| Address | Contents |
|---------|----------|
| 100 | |
| 101 | |
| 102 | |
| 103 | |

12 34 56 78

Recall:

Each hex digit corresponds to 4 bits

2 hex digits represent 8 bits or one byte

Activate Windows

Go to Settings to activate Windows.

Big Endian vs LittleEndian Byte Ordering

Little Endian

least significant to most significant

| Address | Contents |
|---------|----------|
|---------|----------|

| Address | Contents |
|---------|----------|
| 100 | 78 |
| 101 | 56 |
| 102 | 34 |
| 103 | 12 |

“the little end”

12 34 56 78



MS-Most Significant



LS-Least Significant

BigEndian vs LittleEndian Byte Ordering

BigEndian

most significant to least significant

Address Contents

| | |
|-----|----|
| 100 | 12 |
| 101 | 34 |
| 102 | 56 |
| 103 | 78 |

“the big end”

12 34 56 78





Figure 12.5 ARM Endian Support - Word Load/Store with E-bit



Table 12.3

Common Instruction Set Operations (page 1 of 2)

| Type | Operation Name | Description |
|---------------|-----------------------|--|
| Data Transfer | Move (transfer) | Transfer word or block from source to destination |
| | Store | Transfer word from processor to memory |
| | Load (fetch) | Transfer word from memory to processor |
| | Exchange | Swap contents of source and destination |
| | Clear (reset) | Transfer word of 0s to destination |
| | Set | Transfer word of 1s to destination |
| | Push | Transfer word from source to top of stack |
| | Pop | Transfer word from top of stack to destination |
| Arithmetic | Add | Compute sum of two operands |
| | Subtract | Compute difference of two operands |
| | Multiply | Compute product of two operands |
| | Divide | Compute quotient of two operands |
| | Absolute | Replace operand by its absolute value |
| | Negate | Change sign of operand |
| | Increment | Add 1 to operand |
| | Decrement | Subtract 1 from operand |
| Logical | AND | Perform logical AND |
| | OR | Perform logical OR |
| | NOT (complement) | Perform logical NOT |
| | Exclusive-OR | Perform logical XOR |
| | Test | Test specified condition; set flag(s) based on outcome |
| | Compare | Make logical or arithmetic comparison of two or more operands; set flag(s) based on outcome |
| | Set Control Variables | Class of instructions to set controls for protection purposes, interrupt handling, timer control, etc. |
| | Shift | Left (right) shift operand, introducing constants at end |
| | Rotate | Left (right) shift operand, with wraparound end |

(Table can be found on page 426 in textbook.)



Table 12.3

Common Instruction Set Operations (page 2 of 2)

| Type | Operation Name | Description |
|---------------------|--------------------|---|
| Transfer of Control | Jump (branch) | Unconditional transfer; load PC with specified address |
| | Jump Conditional | Test specified condition; either load PC with specified address or do nothing, based on condition |
| | Jump to Subroutine | Place current program control information in known location; jump to specified address |
| | Return | Replace contents of PC and other register from known location |
| | Execute | Fetch operand from specified location and execute as instruction; do not modify PC |
| | Skip | Increment PC to skip next instruction |
| | Skip Conditional | Test specified condition; either skip or do nothing based on condition |
| | Halt | Stop program execution |
| | Wait (hold) | Stop program execution; test specified condition repeatedly; resume execution when condition is satisfied |
| | No operation | No operation is performed, but program execution is continued |
| Input/Output | Input (read) | Transfer data from specified I/O port or device to destination (e.g., main memory or processor register) |
| | Output (write) | Transfer data from specified source to I/O port or device |
| | Start I/O | Transfer instructions to I/O processor to initiate I/O operation |
| | Test I/O | Transfer status information from I/O system to specified destination |
| Conversion | Translate | Translate values in a section of memory based on a table of correspondences |
| | Convert | Convert the contents of a word from one form to another (e.g., packed decimal to binary) |

(Table can be found on page 426 in textbook.)

Table 12.4

Processor Actions for Various Types of Operations

| | |
|---------------------|--|
| Data Transfer | Transfer data from one location to another |
| | If memory is involved: Determine memory address Perform virtual-to-actual-memory address transformation Check cache Initiate memory read/write |
| Arithmetic | May involve data transfer, before and/or after Perform function in ALU Set condition codes and flags |
| Logical | Same as arithmetic |
| Conversion | Similar to arithmetic and logical. May involve special logic to perform conversion |
| Transfer of Control | Update program counter. For subroutine call/return, manage parameter passing and linkage |
| I/O | Issue command to I/O module If memory-mapped I/O, determine memory-mapped address |

(Table can be found on page 427 in textbook.)

Data Transfer

Most fundamental type of machine instruction




Must specify:

- Location of the source and destination operands
- The length of data to be transferred must be indicated
- The mode of addressing for each operand must be specified





- Most machines provide the basic arithmetic operations of add, subtract, multiply, and divide
- These are provided for signed integer (fixed-point) numbers
- Often they are also provided for floating-point and packed decimal numbers
- Other possible operations include a variety of single-operand instructions:
 - Absolute
 - Take the absolute value of the operand
 - Negate
 - Negate the operand
 - Increment
 - Add 1 to the operand
 - Decrement
 - Subtract 1 from the operand



Arithmetic

Table 12.6
Basic Logical Operations

| P | Q | NOT P | P AND Q | P OR Q | P XOR Q | P=Q |
|---|---|-------|---------|--------|---------|-----|
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 |



(a) Logical right shift




(b) Logical left shift




(c) Arithmetic right shift



(d) Arithmetic left shift



(e) Right rotate



(f) Left rotate

Table 12.7

Examples of Shift and Rotate Operations

| Input | Operation | Result |
|--------------|---------------------------------|---------------|
| 10100110 | Logical right shift (3 bits) | 00010100 |
| 10100110 | Logical left shift (3 bits) | 00110000 |
| 10100110 | Arithmetic right shift (3 bits) | 11110100 |
| 10100110 | Arithmetic left shift (3 bits) | 10110000 |
| 10100110 | Right rotate (3 bits) | 11010100 |
| 10100110 | Left rotate (3 bits) | 00110101 |