




+

Internal Memory, Semiconductor memory




The basic element of a **semiconductor memory** is the **memory cell**.

All semiconductor memory cells **share certain properties**

- They exhibit two stable (or semi-stable) states, which can be used to represent binary 1 and 0.
- They are capable of being written into (at least once), to set the state.
- They are capable of being read to sense the state.



- Most commonly, the cell has **three functional terminals** capable of carrying an electrical signal.
- The **select terminal**, as the name suggests, selects a memory cell for a read or write operation. The control terminal indicates read or write.
- The memory cell **will store the bit that is on its input lead when the WRITE control signal is ON** and **will place the bit that is in the cell on its output lead when the READ control signal is ON**



Memory Type	Category	Erasure	Write Mechanism	Volatility
Random-access memory (RAM)	Read-write memory	Electrically, byte-level	Electrically	Volatile
Read-only memory (ROM)	Read-only memory	Not possible	Masks	Nonvolatile
Programmable ROM (PROM)				
Erasable PROM (EPROM)		UV light, chip-level	Electrically	
Electrically Erasable PROM (EEPROM)		Electrically, byte-level		
Flash memory		Electrically, block-level		

Table 5.1
Semiconductor Memory Types



Dynamic RAM (DRAM)




- RAM technology is divided into two technologies:
 - Dynamic RAM (DRAM)
 - Static RAM (SRAM)
- DRAM
 - Made with cells that store data as charge on capacitors
 - Presence or absence of charge in a capacitor is interpreted as a binary 1 or 0
 - Requires periodic charge refreshing to maintain data storage
 - The term *dynamic* refers to tendency of the stored charge to leak away, even with power continuously applied

+ Dynamic RAM (DRAM)

Working of DRAM

• Basics


- ❖ Data is held by the storage capacitor.
- ❖ Dynamic: Needs periodic refreshing.
- ❖ Volatile: loses data when powered OFF
- ❖ Single transistor. Therefore smaller, high density and cheaper.
- ❖ Charge storage, $Q = CV_{dd}$



+ Dynamic RAM (DRAM)

- Write Operation

1. $WL = 1$
2. Access transistors turned ON.
3. Apply voltage (Logic 1 = V_{dd} and Logic 0 = GND) to Bit Line.
4. Accordingly, capacitor will be charged to V_{dd} or discharged to GND.



+ Dynamic RAM (DRAM)

• Hold Operation


1. $WL = 0$
2. Access transistors turned OFF.
3. Charge is held on a capacitor.
4. Leakage currents due to discharging of a capacitor.

$$I = Q/T = CV/T$$

5. Determine T to find out the hold time:
(Maximum time upto which the voltage of the capacitor remains high enough to be at logic 1)

$$T = CV/I$$

6. Accordingly, determine the refresh rate.




+

Dynamic RAM (DRAM)

• Read Operation


1. $WL = 1$
2. Access transistors turned ON.
3. Charge of the capacitor would get distributed with bit line capacitance.
4. This will change the bit line voltage as 1 or 0





Static RAM (SRAM)

- Digital device that uses the same logic elements used in the processor
- Binary values are stored using traditional flip-flop logic gate configurations
- Will hold its data as long as power is supplied to it




+ Static RAM (SRAM)

Working of SRAM

• Write

1. $WL = 1$
2. Access transistors are turned ON
3. Values are applied at both BL and \overline{BL} .
4. Data in the latch is overwritten with the new value.



• Hold

1. $WL = 0$
2. Data is held in the latch mode


• Read

1. $WL = 1$
2. Access transistors are turned ON
3. BL and \overline{BL} values are read by Sense Amplifier

1. *Journal of Management Studies*, 1996, 33, 1, 1-15.

All CMOS, lesser Power dissipation, better noise margin, larger size

The diagram illustrates a 2-to-1 multiplexer circuit using CMOS technology. The circuit features two inputs, WL and BL , and two outputs, Q and \bar{Q} . The inputs are connected to a network of six MOSFETs (M_1 through M_6) and two capacitors (C_1 and C_2). The PMOS transistors M_1 and M_2 are connected to V_{DD} , while the NMOS transistors M_3 and M_4 are connected to ground. The PMOS transistors M_5 and M_6 are connected to the inputs WL and BL , respectively. The outputs Q and \bar{Q} are connected to the gates of M_3 and M_4 , respectively. The circuit is designed to implement the function $Q = WL \cdot BL + \bar{WL} \cdot \bar{BL}$.



SRAM versus DRAM

- Both volatile
 - Power must be continuously supplied to the memory to preserve the bit values

SRAM

DYNAMIC RAM (DRAM)

- ▶ Bits stored as charge in capacitors.
- ▶ Charges leak.
- ▶ Need refreshing even when powered.
- ▶ Simpler construction.
- ▶ Smaller per bit.
- ▶ Less expensive.
- ▶ Need refresh circuits.
- ▶ Slower.
- ▶ Main memory.

STATIC RAM (SRAM)

- ▶ Bits stored as on/off switches.
- ▶ No charges to leak.
- ▶ No refreshing needed when powered.
- ▶ More complex construction.
- ▶ More expensive
- ▶ Faster
- ▶ Cache
- ▶ Digital
 - ▶ Uses flip-flops

DRAM

M